maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

[InstCombine] regenerate checks 

llvm-svn: 281247
This commit is contained in:
Sanjay Patel 2016-09-12 19:29:26 +00:00
parent 57c602aad3
commit 2eea9a1d58
1 changed files with 7 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
llvm/test/Transforms/InstCombine/zext-bool-add-sub.ll
View File

@ -1,12 +1,14 @@
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt < %s -instcombine -S | FileCheck %s
; rdar://11748024
define i32 @a(i1 zeroext %x, i1 zeroext %y) {
entry:
; CHECK-LABEL: @a(
; CHECK: [[TMP1:%.*]] = sext i1 %y to i32
; CHECK: [[TMP2:%.*]] = select i1 %x, i32 2, i32 1
; CHECK-NEXT: add nsw i32 [[TMP2]], [[TMP1]]
; CHECK-NEXT: [[CONV3_NEG:%.*]] = sext i1 %y to i32
; CHECK-NEXT: [[SUB:%.*]] = select i1 %x, i32 2, i32 1
; CHECK-NEXT: [[ADD:%.*]] = add nsw i32 [[SUB]], [[CONV3_NEG]]
; CHECK-NEXT: ret i32 [[ADD]]
;
%conv = zext i1 %x to i32
%conv3 = zext i1 %y to i32
%conv3.neg = sub i32 0, %conv3
@ -14,3 +16,4 @@ entry:
%add = add i32 %sub, %conv3.neg
ret i32 %add
}