maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

Use target flags for printing SPARC asm operands. 

64-bit code models need multiple relocations that can't be inferred from
the opcode like they can in 32-bit code.

llvm-svn: 179472
This commit is contained in:
Jakob Stoklund Olesen 2013-04-14 04:35:19 +00:00
parent e0fc832b77
commit 2e64d7ab1d
1 changed files with 34 additions and 16 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

50
llvm/lib/Target/Sparc/SparcAsmPrinter.cpp
View File

@ -16,6 +16,7 @@
#include "Sparc.h" #include "Sparc.h"
#include "SparcInstrInfo.h" #include "SparcInstrInfo.h"
#include "SparcTargetMachine.h" #include "SparcTargetMachine.h"
#include "MCTargetDesc/SparcBaseInfo.h"
#include "llvm/ADT/SmallString.h" #include "llvm/ADT/SmallString.h"
#include "llvm/CodeGen/AsmPrinter.h" #include "llvm/CodeGen/AsmPrinter.h"
#include "llvm/CodeGen/MachineInstr.h" #include "llvm/CodeGen/MachineInstr.h"
@ -72,15 +73,39 @@ namespace {
void SparcAsmPrinter::printOperand(const MachineInstr *MI, int opNum, void SparcAsmPrinter::printOperand(const MachineInstr *MI, int opNum,
raw_ostream &O) { raw_ostream &O) {
const MachineOperand &MO = MI->getOperand (opNum); const MachineOperand &MO = MI->getOperand (opNum);
bool CloseParen = false; unsigned TF = MO.getTargetFlags();
if (MI->getOpcode() == SP::SETHIi && !MO.isReg() && !MO.isImm()) { #ifndef NDEBUG
O << "%hi("; // Verify the target flags.
CloseParen = true; if (MO.isGlobal() || MO.isSymbol() || MO.isCPI()) {
} else if ((MI->getOpcode() == SP::ORri || MI->getOpcode() == SP::ADDri) && if (MI->getOpcode() == SP::CALL)
!MO.isReg() && !MO.isImm()) { assert(TF == SPII::MO_NO_FLAG &&
O << "%lo("; "Cannot handle target flags on call address");
CloseParen = true; else if (MI->getOpcode() == SP::SETHIi)
assert((TF == SPII::MO_HI || TF == SPII::MO_H44 || TF == SPII::MO_HH) &&
"Invalid target flags for address operand on sethi");
else
assert((TF == SPII::MO_LO || TF == SPII::MO_M44 || TF == SPII::MO_L44 ||
TF == SPII::MO_HM) &&
"Invalid target flags for small address operand");
} }
#endif
bool CloseParen = true;
switch (TF) {
default:
llvm_unreachable("Unknown target flags on operand");
case SPII::MO_NO_FLAG:
CloseParen = false;
break;
case SPII::MO_LO: O << "%lo("; break;
case SPII::MO_HI: O << "%hi("; break;
case SPII::MO_H44: O << "%h44("; break;
case SPII::MO_M44: O << "%m44("; break;
case SPII::MO_L44: O << "%l44("; break;
case SPII::MO_HH: O << "%hh("; break;
case SPII::MO_HM: O << "%hm("; break;
}
switch (MO.getType()) { switch (MO.getType()) {
case MachineOperand::MO_Register: case MachineOperand::MO_Register:
O << "%" << StringRef(getRegisterName(MO.getReg())).lower(); O << "%" << StringRef(getRegisterName(MO.getReg())).lower();
@ -127,14 +152,7 @@ void SparcAsmPrinter::printMemOperand(const MachineInstr *MI, int opNum,
return; // don't print "+0" return; // don't print "+0"
O << "+"; O << "+";
if (MI->getOperand(opNum+1).isGlobal() || printOperand(MI, opNum+1, O);
MI->getOperand(opNum+1).isCPI()) {
O << "%lo(";
printOperand(MI, opNum+1, O);
O << ")";
} else {
printOperand(MI, opNum+1, O);
}
} }
bool SparcAsmPrinter::printGetPCX(const MachineInstr *MI, unsigned opNum, bool SparcAsmPrinter::printGetPCX(const MachineInstr *MI, unsigned opNum,