maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

allow regs to be in multiple reg classes 

llvm-svn: 23540
This commit is contained in:
Chris Lattner 2005-09-30 01:33:48 +00:00
parent f6d4173f75
commit 2a6fd61dfc
1 changed files with 2 additions and 18 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

20
llvm/utils/TableGen/RegisterInfoEmitter.cpp
View File

@ -101,8 +101,6 @@ void RegisterInfoEmitter::run(std::ostream &OS) {
const std::vector<CodeGenRegisterClass> &RegisterClasses =
Target.getRegisterClasses();
std::set<Record*> RegistersFound;
// Loop over all of the register classes... emitting each one.
OS << "namespace { // Register classes...\n";
@ -121,10 +119,6 @@ void RegisterInfoEmitter::run(std::ostream &OS) {
<< "[] = {\n ";
for (unsigned i = 0, e = RC.Elements.size(); i != e; ++i) {
Record *Reg = RC.Elements[i];
if (RegistersFound.count(Reg))
throw "Register '" + Reg->getName() +
"' included in multiple register classes!";
RegistersFound.insert(Reg);
OS << getQualifiedName(Reg) << ", ";
// Keep track of which regclasses this register is in.
@ -232,18 +226,8 @@ void RegisterInfoEmitter::run(std::ostream &OS) {
unsigned SpillAlign = Reg.DeclaredSpillAlignment;
for (; I != E; ++I) { // For each reg class this belongs to.
const CodeGenRegisterClass *RC = I->second;
if (SpillSize == 0)
SpillSize = RC->SpillSize;
else if (SpillSize != RC->SpillSize)
throw "Spill size for regclass '" + RC->getName() +
"' doesn't match spill sized already inferred for register '" +
Reg.getName() + "'!";
if (SpillAlign == 0)
SpillAlign = RC->SpillAlignment;
else if (SpillAlign != RC->SpillAlignment)
throw "Spill alignment for regclass '" + RC->getName() +
"' doesn't match spill sized already inferred for register '" +
Reg.getName() + "'!";
SpillSize = std::max(SpillSize, RC->SpillSize);
SpillAlign = std::max(SpillAlign, RC->SpillAlignment);
}
OS << SpillSize << ", " << SpillAlign << " },\n";