forked from OSchip/llvm-project
[AArch64] Regenerate test arm64-ccmp.ll
This commit is contained in:
Eli Friedman
parent
25c02b32a4
commit
29f68419f6
|
|
@ -1,14 +1,20 @@
|
|||
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
||||
; RUN: llc < %s -debugify-and-strip-all-safe -mcpu=cyclone -verify-machineinstrs -aarch64-enable-ccmp -aarch64-stress-ccmp | FileCheck %s
|
||||
target triple = "arm64-apple-ios"
|
||||
|
||||
; CHECK: single_same
|
||||
; CHECK: cmp w0, #5
|
||||
; CHECK-NEXT: ccmp w1, #17, #4, ne
|
||||
; CHECK-NEXT: b.ne
|
||||
; CHECK: %if.then
|
||||
; CHECK: bl _foo
|
||||
; CHECK: %if.end
|
||||
define i32 @single_same(i32 %a, i32 %b) nounwind ssp {
|
||||
; CHECK-LABEL: single_same:
|
||||
; CHECK: ; %bb.0: ; %entry
|
||||
; CHECK-NEXT: cmp w0, #5 ; =5
|
||||
; CHECK-NEXT: ccmp w1, #17, #4, ne
|
||||
; CHECK-NEXT: b.ne LBB0_2
|
||||
; CHECK-NEXT: ; %bb.1: ; %if.then
|
||||
; CHECK-NEXT: stp x29, x30, [sp, #-16]! ; 16-byte Folded Spill
|
||||
; CHECK-NEXT: bl _foo
|
||||
; CHECK-NEXT: ldp x29, x30, [sp], #16 ; 16-byte Folded Reload
|
||||
; CHECK-NEXT: LBB0_2: ; %if.end
|
||||
; CHECK-NEXT: mov w0, #7
|
||||
; CHECK-NEXT: ret
|
||||
entry:
|
||||
%cmp = icmp eq i32 %a, 5
|
||||
%cmp1 = icmp eq i32 %b, 17
|
||||
|
|
@ -24,14 +30,19 @@ if.end:
|
|||
}
|
||||
|
||||
; Different condition codes for the two compares.
|
||||
; CHECK: single_different
|
||||
; CHECK: cmp w0, #6
|
||||
; CHECK-NEXT: ccmp w1, #17, #0, ge
|
||||
; CHECK-NEXT: b.eq
|
||||
; CHECK: %if.then
|
||||
; CHECK: bl _foo
|
||||
; CHECK: %if.end
|
||||
define i32 @single_different(i32 %a, i32 %b) nounwind ssp {
|
||||
; CHECK-LABEL: single_different:
|
||||
; CHECK: ; %bb.0: ; %entry
|
||||
; CHECK-NEXT: cmp w0, #6 ; =6
|
||||
; CHECK-NEXT: ccmp w1, #17, #0, ge
|
||||
; CHECK-NEXT: b.eq LBB1_2
|
||||
; CHECK-NEXT: ; %bb.1: ; %if.then
|
||||
; CHECK-NEXT: stp x29, x30, [sp, #-16]! ; 16-byte Folded Spill
|
||||
; CHECK-NEXT: bl _foo
|
||||
; CHECK-NEXT: ldp x29, x30, [sp], #16 ; 16-byte Folded Reload
|
||||
; CHECK-NEXT: LBB1_2: ; %if.end
|
||||
; CHECK-NEXT: mov w0, #7
|
||||
; CHECK-NEXT: ret
|
||||
entry:
|
||||
%cmp = icmp sle i32 %a, 5
|
||||
%cmp1 = icmp ne i32 %b, 17
|
||||
|
|
@ -47,12 +58,24 @@ if.end:
|
|||
}
|
||||
|
||||
; Second block clobbers the flags, can't convert (easily).
|
||||
; CHECK: single_flagclobber
|
||||
; CHECK: cmp
|
||||
; CHECK: b.eq
|
||||
; CHECK: cmp
|
||||
; CHECK: b.gt
|
||||
define i32 @single_flagclobber(i32 %a, i32 %b) nounwind ssp {
|
||||
; CHECK-LABEL: single_flagclobber:
|
||||
; CHECK: ; %bb.0: ; %entry
|
||||
; CHECK-NEXT: cmp w0, #5 ; =5
|
||||
; CHECK-NEXT: b.eq LBB2_2
|
||||
; CHECK-NEXT: ; %bb.1: ; %lor.lhs.false
|
||||
; CHECK-NEXT: lsl w8, w1, #1
|
||||
; CHECK-NEXT: cmp w1, #7 ; =7
|
||||
; CHECK-NEXT: csinc w8, w8, w1, lt
|
||||
; CHECK-NEXT: cmp w8, #16 ; =16
|
||||
; CHECK-NEXT: b.gt LBB2_3
|
||||
; CHECK-NEXT: LBB2_2: ; %if.then
|
||||
; CHECK-NEXT: stp x29, x30, [sp, #-16]! ; 16-byte Folded Spill
|
||||
; CHECK-NEXT: bl _foo
|
||||
; CHECK-NEXT: ldp x29, x30, [sp], #16 ; 16-byte Folded Reload
|
||||
; CHECK-NEXT: LBB2_3: ; %if.end
|
||||
; CHECK-NEXT: mov w0, #7
|
||||
; CHECK-NEXT: ret
|
||||
entry:
|
||||
%cmp = icmp eq i32 %a, 5
|
||||
br i1 %cmp, label %if.then, label %lor.lhs.false
|
||||
|
|
@ -74,12 +97,23 @@ if.end: ; preds = %if.then, %lor.lhs.f
|
|||
}
|
||||
|
||||
; Second block clobbers the flags and ends with a tbz terminator.
|
||||
; CHECK: single_flagclobber_tbz
|
||||
; CHECK: cmp
|
||||
; CHECK: b.eq
|
||||
; CHECK: cmp
|
||||
; CHECK: tbz
|
||||
define i32 @single_flagclobber_tbz(i32 %a, i32 %b) nounwind ssp {
|
||||
; CHECK-LABEL: single_flagclobber_tbz:
|
||||
; CHECK: ; %bb.0: ; %entry
|
||||
; CHECK-NEXT: cmp w0, #5 ; =5
|
||||
; CHECK-NEXT: b.eq LBB3_2
|
||||
; CHECK-NEXT: ; %bb.1: ; %lor.lhs.false
|
||||
; CHECK-NEXT: lsl w8, w1, #1
|
||||
; CHECK-NEXT: cmp w1, #7 ; =7
|
||||
; CHECK-NEXT: csinc w8, w8, w1, lt
|
||||
; CHECK-NEXT: tbz w8, #3, LBB3_3
|
||||
; CHECK-NEXT: LBB3_2: ; %if.then
|
||||
; CHECK-NEXT: stp x29, x30, [sp, #-16]! ; 16-byte Folded Spill
|
||||
; CHECK-NEXT: bl _foo
|
||||
; CHECK-NEXT: ldp x29, x30, [sp], #16 ; 16-byte Folded Reload
|
||||
; CHECK-NEXT: LBB3_3: ; %if.end
|
||||
; CHECK-NEXT: mov w0, #7
|
||||
; CHECK-NEXT: ret
|
||||
entry:
|
||||
%cmp = icmp eq i32 %a, 5
|
||||
br i1 %cmp, label %if.then, label %lor.lhs.false
|
||||
|
|
@ -104,15 +138,22 @@ if.end: ; preds = %if.then, %lor.lhs.f
|
|||
; Speculatively execute division by zero.
|
||||
; The sdiv/udiv instructions do not trap when the divisor is zero, so they are
|
||||
; safe to speculate.
|
||||
; CHECK-LABEL: speculate_division:
|
||||
; CHECK: cmp w0, #1
|
||||
; CHECK: sdiv [[DIVRES:w[0-9]+]], w1, w0
|
||||
; CHECK: ccmp [[DIVRES]], #16, #0, ge
|
||||
; CHECK: b.le [[BLOCK:LBB[0-9_]+]]
|
||||
; CHECK: [[BLOCK]]:
|
||||
; CHECK: bl _foo
|
||||
; CHECK: mov w0, #7
|
||||
define i32 @speculate_division(i32 %a, i32 %b) nounwind ssp {
|
||||
; CHECK-LABEL: speculate_division:
|
||||
; CHECK: ; %bb.0: ; %entry
|
||||
; CHECK-NEXT: cmp w0, #1 ; =1
|
||||
; CHECK-NEXT: sdiv w8, w1, w0
|
||||
; CHECK-NEXT: ccmp w8, #16, #0, ge
|
||||
; CHECK-NEXT: b.le LBB4_2
|
||||
; CHECK-NEXT: ; %bb.1: ; %if.end
|
||||
; CHECK-NEXT: mov w0, #7
|
||||
; CHECK-NEXT: ret
|
||||
; CHECK-NEXT: LBB4_2: ; %if.then
|
||||
; CHECK-NEXT: stp x29, x30, [sp, #-16]! ; 16-byte Folded Spill
|
||||
; CHECK-NEXT: bl _foo
|
||||
; CHECK-NEXT: ldp x29, x30, [sp], #16 ; 16-byte Folded Reload
|
||||
; CHECK-NEXT: mov w0, #7
|
||||
; CHECK-NEXT: ret
|
||||
entry:
|
||||
%cmp = icmp sgt i32 %a, 0
|
||||
br i1 %cmp, label %land.lhs.true, label %if.end
|
||||
|
|
@ -131,13 +172,24 @@ if.end:
|
|||
}
|
||||
|
||||
; Floating point compare.
|
||||
; CHECK: single_fcmp
|
||||
; CHECK: ; %bb.
|
||||
; CHECK: cmp
|
||||
; CHECK-NOT: b.
|
||||
; CHECK: fccmp {{.*}}, #8, ge
|
||||
; CHECK: b.ge
|
||||
define i32 @single_fcmp(i32 %a, float %b) nounwind ssp {
|
||||
; CHECK-LABEL: single_fcmp:
|
||||
; CHECK: ; %bb.0: ; %entry
|
||||
; CHECK-NEXT: cmp w0, #1 ; =1
|
||||
; CHECK-NEXT: scvtf s1, w0
|
||||
; CHECK-NEXT: fdiv s0, s0, s1
|
||||
; CHECK-NEXT: fmov s1, #17.00000000
|
||||
; CHECK-NEXT: fccmp s0, s1, #8, ge
|
||||
; CHECK-NEXT: b.ge LBB5_2
|
||||
; CHECK-NEXT: ; %bb.1: ; %if.end
|
||||
; CHECK-NEXT: mov w0, #7
|
||||
; CHECK-NEXT: ret
|
||||
; CHECK-NEXT: LBB5_2: ; %if.then
|
||||
; CHECK-NEXT: stp x29, x30, [sp, #-16]! ; 16-byte Folded Spill
|
||||
; CHECK-NEXT: bl _foo
|
||||
; CHECK-NEXT: ldp x29, x30, [sp], #16 ; 16-byte Folded Reload
|
||||
; CHECK-NEXT: mov w0, #7
|
||||
; CHECK-NEXT: ret
|
||||
entry:
|
||||
%cmp = icmp sgt i32 %a, 0
|
||||
br i1 %cmp, label %land.lhs.true, label %if.end
|
||||
|
|
@ -157,12 +209,18 @@ if.end:
|
|||
}
|
||||
|
||||
; Chain multiple compares.
|
||||
; CHECK: multi_different
|
||||
; CHECK: cmp
|
||||
; CHECK: ccmp
|
||||
; CHECK: ccmp
|
||||
; CHECK: b.
|
||||
define void @multi_different(i32 %a, i32 %b, i32 %c) nounwind ssp {
|
||||
; CHECK-LABEL: multi_different:
|
||||
; CHECK: ; %bb.0: ; %entry
|
||||
; CHECK-NEXT: cmp w0, w1
|
||||
; CHECK-NEXT: sdiv w8, w1, w0
|
||||
; CHECK-NEXT: ccmp w8, #5, #0, gt
|
||||
; CHECK-NEXT: ccmp w8, w2, #4, eq
|
||||
; CHECK-NEXT: b.gt LBB6_2
|
||||
; CHECK-NEXT: ; %bb.1: ; %if.end
|
||||
; CHECK-NEXT: ret
|
||||
; CHECK-NEXT: LBB6_2: ; %if.then
|
||||
; CHECK-NEXT: b _foo
|
||||
entry:
|
||||
%cmp = icmp sgt i32 %a, %b
|
||||
br i1 %cmp, label %land.lhs.true, label %if.end
|
||||
|
|
@ -183,10 +241,19 @@ if.end:
|
|||
}
|
||||
|
||||
; Convert a cbz in the head block.
|
||||
; CHECK: cbz_head
|
||||
; CHECK: cmp w0, #0
|
||||
; CHECK: ccmp
|
||||
define i32 @cbz_head(i32 %a, i32 %b) nounwind ssp {
|
||||
; CHECK-LABEL: cbz_head:
|
||||
; CHECK: ; %bb.0: ; %entry
|
||||
; CHECK-NEXT: cmp w0, #0 ; =0
|
||||
; CHECK-NEXT: ccmp w1, #17, #0, ne
|
||||
; CHECK-NEXT: b.eq LBB7_2
|
||||
; CHECK-NEXT: ; %bb.1: ; %if.then
|
||||
; CHECK-NEXT: stp x29, x30, [sp, #-16]! ; 16-byte Folded Spill
|
||||
; CHECK-NEXT: bl _foo
|
||||
; CHECK-NEXT: ldp x29, x30, [sp], #16 ; 16-byte Folded Reload
|
||||
; CHECK-NEXT: LBB7_2: ; %if.end
|
||||
; CHECK-NEXT: mov w0, #7
|
||||
; CHECK-NEXT: ret
|
||||
entry:
|
||||
%cmp = icmp eq i32 %a, 0
|
||||
%cmp1 = icmp ne i32 %b, 17
|
||||
|
|
@ -204,9 +271,23 @@ if.end:
|
|||
; Check that the immediate operand is in range. The ccmp instruction encodes a
|
||||
; smaller range of immediates than subs/adds.
|
||||
; The ccmp immediates must be in the range 0-31.
|
||||
; CHECK: immediate_range
|
||||
; CHECK-NOT: ccmp
|
||||
define i32 @immediate_range(i32 %a, i32 %b) nounwind ssp {
|
||||
; CHECK-LABEL: immediate_range:
|
||||
; CHECK: ; %bb.0: ; %entry
|
||||
; CHECK-NEXT: cmp w0, #5 ; =5
|
||||
; CHECK-NEXT: b.eq LBB8_3
|
||||
; CHECK-NEXT: ; %bb.1: ; %entry
|
||||
; CHECK-NEXT: cmp w1, #32 ; =32
|
||||
; CHECK-NEXT: b.eq LBB8_3
|
||||
; CHECK-NEXT: ; %bb.2: ; %if.end
|
||||
; CHECK-NEXT: mov w0, #7
|
||||
; CHECK-NEXT: ret
|
||||
; CHECK-NEXT: LBB8_3: ; %if.then
|
||||
; CHECK-NEXT: stp x29, x30, [sp, #-16]! ; 16-byte Folded Spill
|
||||
; CHECK-NEXT: bl _foo
|
||||
; CHECK-NEXT: ldp x29, x30, [sp], #16 ; 16-byte Folded Reload
|
||||
; CHECK-NEXT: mov w0, #7
|
||||
; CHECK-NEXT: ret
|
||||
entry:
|
||||
%cmp = icmp eq i32 %a, 5
|
||||
%cmp1 = icmp eq i32 %b, 32
|
||||
|
|
@ -222,11 +303,19 @@ if.end:
|
|||
}
|
||||
|
||||
; Convert a cbz in the second block.
|
||||
; CHECK: cbz_second
|
||||
; CHECK: cmp w0, #0
|
||||
; CHECK: ccmp w1, #0, #0, ne
|
||||
; CHECK: b.eq
|
||||
define i32 @cbz_second(i32 %a, i32 %b) nounwind ssp {
|
||||
; CHECK-LABEL: cbz_second:
|
||||
; CHECK: ; %bb.0: ; %entry
|
||||
; CHECK-NEXT: cmp w0, #0 ; =0
|
||||
; CHECK-NEXT: ccmp w1, #0, #0, ne
|
||||
; CHECK-NEXT: b.eq LBB9_2
|
||||
; CHECK-NEXT: ; %bb.1: ; %if.then
|
||||
; CHECK-NEXT: stp x29, x30, [sp, #-16]! ; 16-byte Folded Spill
|
||||
; CHECK-NEXT: bl _foo
|
||||
; CHECK-NEXT: ldp x29, x30, [sp], #16 ; 16-byte Folded Reload
|
||||
; CHECK-NEXT: LBB9_2: ; %if.end
|
||||
; CHECK-NEXT: mov w0, #7
|
||||
; CHECK-NEXT: ret
|
||||
entry:
|
||||
%cmp = icmp eq i32 %a, 0
|
||||
%cmp1 = icmp ne i32 %b, 0
|
||||
|
|
@ -242,11 +331,19 @@ if.end:
|
|||
}
|
||||
|
||||
; Convert a cbnz in the second block.
|
||||
; CHECK: cbnz_second
|
||||
; CHECK: cmp w0, #0
|
||||
; CHECK: ccmp w1, #0, #4, ne
|
||||
; CHECK: b.ne
|
||||
define i32 @cbnz_second(i32 %a, i32 %b) nounwind ssp {
|
||||
; CHECK-LABEL: cbnz_second:
|
||||
; CHECK: ; %bb.0: ; %entry
|
||||
; CHECK-NEXT: cmp w0, #0 ; =0
|
||||
; CHECK-NEXT: ccmp w1, #0, #4, ne
|
||||
; CHECK-NEXT: b.ne LBB10_2
|
||||
; CHECK-NEXT: ; %bb.1: ; %if.then
|
||||
; CHECK-NEXT: stp x29, x30, [sp, #-16]! ; 16-byte Folded Spill
|
||||
; CHECK-NEXT: bl _foo
|
||||
; CHECK-NEXT: ldp x29, x30, [sp], #16 ; 16-byte Folded Reload
|
||||
; CHECK-NEXT: LBB10_2: ; %if.end
|
||||
; CHECK-NEXT: mov w0, #7
|
||||
; CHECK-NEXT: ret
|
||||
entry:
|
||||
%cmp = icmp eq i32 %a, 0
|
||||
%cmp1 = icmp eq i32 %b, 0
|
||||
|
|
@ -267,8 +364,25 @@ declare i32 @foo()
|
|||
|
||||
; Test case distilled from 126.gcc.
|
||||
; The phi in sw.bb.i.i gets multiple operands for the %entry predecessor.
|
||||
; CHECK: build_modify_expr
|
||||
define void @build_modify_expr() nounwind ssp {
|
||||
; CHECK-LABEL: build_modify_expr:
|
||||
; CHECK: ; %bb.0: ; %entry
|
||||
; CHECK-NEXT: cmp w8, #37 ; =37
|
||||
; CHECK-NEXT: mov w8, #1
|
||||
; CHECK-NEXT: lsl x8, x8, xzr
|
||||
; CHECK-NEXT: mov x9, #31
|
||||
; CHECK-NEXT: movk x9, #48, lsl #32
|
||||
; CHECK-NEXT: and x8, x8, x9
|
||||
; CHECK-NEXT: ccmp x8, #0, #4, ls
|
||||
; CHECK-NEXT: b.eq LBB11_2
|
||||
; CHECK-NEXT: ; %bb.1: ; %if.end85
|
||||
; CHECK-NEXT: ret
|
||||
; CHECK-NEXT: LBB11_2: ; %sw.bb.i.i.preheader
|
||||
; CHECK-NEXT: ; implicit-def: $x8
|
||||
; CHECK-NEXT: LBB11_3: ; %sw.bb.i.i
|
||||
; CHECK-NEXT: ; =>This Inner Loop Header: Depth=1
|
||||
; CHECK-NEXT: ldr x8, [x8, #32]
|
||||
; CHECK-NEXT: b LBB11_3
|
||||
entry:
|
||||
switch i32 undef, label %sw.bb.i.i [
|
||||
i32 69, label %if.end85
|
||||
|
|
@ -292,12 +406,13 @@ sw.bb.i.i:
|
|||
br label %sw.bb.i.i
|
||||
}
|
||||
|
||||
; CHECK-LABEL: select_and
|
||||
define i64 @select_and(i32 %w0, i32 %w1, i64 %x2, i64 %x3) {
|
||||
; CHECK: cmp w1, #5
|
||||
; CHECK-NEXT: ccmp w0, w1, #0, ne
|
||||
; CHECK-NEXT: csel x0, x2, x3, lt
|
||||
; CHECK-NEXT: ret
|
||||
; CHECK-LABEL: select_and:
|
||||
; CHECK: ; %bb.0:
|
||||
; CHECK-NEXT: cmp w1, #5 ; =5
|
||||
; CHECK-NEXT: ccmp w0, w1, #0, ne
|
||||
; CHECK-NEXT: csel x0, x2, x3, lt
|
||||
; CHECK-NEXT: ret
|
||||
%1 = icmp slt i32 %w0, %w1
|
||||
%2 = icmp ne i32 5, %w1
|
||||
%3 = and i1 %1, %2
|
||||
|
|
@ -305,12 +420,13 @@ define i64 @select_and(i32 %w0, i32 %w1, i64 %x2, i64 %x3) {
|
|||
ret i64 %sel
|
||||
}
|
||||
|
||||
; CHECK-LABEL: select_or
|
||||
define i64 @select_or(i32 %w0, i32 %w1, i64 %x2, i64 %x3) {
|
||||
; CHECK: cmp w1, #5
|
||||
; CHECK-NEXT: ccmp w0, w1, #8, eq
|
||||
; CHECK-NEXT: csel x0, x2, x3, lt
|
||||
; CHECK-NEXT: ret
|
||||
; CHECK-LABEL: select_or:
|
||||
; CHECK: ; %bb.0:
|
||||
; CHECK-NEXT: cmp w1, #5 ; =5
|
||||
; CHECK-NEXT: ccmp w0, w1, #8, eq
|
||||
; CHECK-NEXT: csel x0, x2, x3, lt
|
||||
; CHECK-NEXT: ret
|
||||
%1 = icmp slt i32 %w0, %w1
|
||||
%2 = icmp ne i32 5, %w1
|
||||
%3 = or i1 %1, %2
|
||||
|
|
@ -318,14 +434,15 @@ define i64 @select_or(i32 %w0, i32 %w1, i64 %x2, i64 %x3) {
|
|||
ret i64 %sel
|
||||
}
|
||||
|
||||
; CHECK-LABEL: gccbug
|
||||
define i64 @gccbug(i64 %x0, i64 %x1) {
|
||||
; CHECK: cmp x0, #2
|
||||
; CHECK-NEXT: ccmp x0, #4, #4, ne
|
||||
; CHECK-NEXT: ccmp x1, #0, #0, eq
|
||||
; CHECK-NEXT: mov w[[REGNUM:[0-9]+]], #1
|
||||
; CHECK-NEXT: cinc x0, x[[REGNUM]], eq
|
||||
; CHECK-NEXT: ret
|
||||
; CHECK-LABEL: gccbug:
|
||||
; CHECK: ; %bb.0:
|
||||
; CHECK-NEXT: cmp x0, #2 ; =2
|
||||
; CHECK-NEXT: ccmp x0, #4, #4, ne
|
||||
; CHECK-NEXT: ccmp x1, #0, #0, eq
|
||||
; CHECK-NEXT: mov w8, #1
|
||||
; CHECK-NEXT: cinc x0, x8, eq
|
||||
; CHECK-NEXT: ret
|
||||
%cmp0 = icmp eq i64 %x1, 0
|
||||
%cmp1 = icmp eq i64 %x0, 2
|
||||
%cmp2 = icmp eq i64 %x0, 4
|
||||
|
|
@ -337,14 +454,15 @@ define i64 @gccbug(i64 %x0, i64 %x1) {
|
|||
ret i64 %sel
|
||||
}
|
||||
|
||||
; CHECK-LABEL: select_ororand
|
||||
define i32 @select_ororand(i32 %w0, i32 %w1, i32 %w2, i32 %w3) {
|
||||
; CHECK: cmp w3, #4
|
||||
; CHECK-NEXT: ccmp w2, #2, #0, gt
|
||||
; CHECK-NEXT: ccmp w1, #13, #2, ge
|
||||
; CHECK-NEXT: ccmp w0, #0, #4, ls
|
||||
; CHECK-NEXT: csel w0, w3, wzr, eq
|
||||
; CHECK-NEXT: ret
|
||||
; CHECK-LABEL: select_ororand:
|
||||
; CHECK: ; %bb.0:
|
||||
; CHECK-NEXT: cmp w3, #4 ; =4
|
||||
; CHECK-NEXT: ccmp w2, #2, #0, gt
|
||||
; CHECK-NEXT: ccmp w1, #13, #2, ge
|
||||
; CHECK-NEXT: ccmp w0, #0, #4, ls
|
||||
; CHECK-NEXT: csel w0, w3, wzr, eq
|
||||
; CHECK-NEXT: ret
|
||||
%c0 = icmp eq i32 %w0, 0
|
||||
%c1 = icmp ugt i32 %w1, 13
|
||||
%c2 = icmp slt i32 %w2, 2
|
||||
|
|
@ -356,13 +474,14 @@ define i32 @select_ororand(i32 %w0, i32 %w1, i32 %w2, i32 %w3) {
|
|||
ret i32 %sel
|
||||
}
|
||||
|
||||
; CHECK-LABEL: select_andor
|
||||
define i32 @select_andor(i32 %v1, i32 %v2, i32 %v3) {
|
||||
; CHECK: cmp w1, w2
|
||||
; CHECK-NEXT: ccmp w0, #0, #4, lt
|
||||
; CHECK-NEXT: ccmp w0, w1, #0, eq
|
||||
; CHECK-NEXT: csel w0, w0, w1, eq
|
||||
; CHECK-NEXT: ret
|
||||
; CHECK-LABEL: select_andor:
|
||||
; CHECK: ; %bb.0:
|
||||
; CHECK-NEXT: cmp w1, w2
|
||||
; CHECK-NEXT: ccmp w0, #0, #4, lt
|
||||
; CHECK-NEXT: ccmp w0, w1, #0, eq
|
||||
; CHECK-NEXT: csel w0, w0, w1, eq
|
||||
; CHECK-NEXT: ret
|
||||
%c0 = icmp eq i32 %v1, %v2
|
||||
%c1 = icmp sge i32 %v2, %v3
|
||||
%c2 = icmp eq i32 %v1, 0
|
||||
|
|
@ -372,23 +491,23 @@ define i32 @select_andor(i32 %v1, i32 %v2, i32 %v3) {
|
|||
ret i32 %sel
|
||||
}
|
||||
|
||||
; CHECK-LABEL: select_noccmp1
|
||||
define i64 @select_noccmp1(i64 %v1, i64 %v2, i64 %v3, i64 %r) {
|
||||
; CHECK: cmp x0, #0
|
||||
; CHECK-NEXT: cset [[REG0:w[0-9]+]], lt
|
||||
; CHECK-NEXT: cmp x0, #13
|
||||
; CHECK-NOT: ccmp
|
||||
; CHECK-NEXT: cset [[REG1:w[0-9]+]], gt
|
||||
; CHECK-NEXT: cmp x2, #2
|
||||
; CHECK-NEXT: cset [[REG2:w[0-9]+]], lt
|
||||
; CHECK-NEXT: cmp x2, #4
|
||||
; CHECK-NEXT: cset [[REG3:w[0-9]+]], gt
|
||||
; CHECK-NEXT: and [[REG4:w[0-9]+]], [[REG0]], [[REG1]]
|
||||
; CHECK-NEXT: and [[REG5:w[0-9]+]], [[REG2]], [[REG3]]
|
||||
; CHECK-NEXT: orr [[REG6:w[0-9]+]], [[REG4]], [[REG5]]
|
||||
; CHECK-NEXT: cmp [[REG6]], #0
|
||||
; CHECK-NEXT: csel x0, xzr, x3, ne
|
||||
; CHECK-NEXT: ret
|
||||
; CHECK-LABEL: select_noccmp1:
|
||||
; CHECK: ; %bb.0:
|
||||
; CHECK-NEXT: cmp x0, #0 ; =0
|
||||
; CHECK-NEXT: cset w8, lt
|
||||
; CHECK-NEXT: cmp x0, #13 ; =13
|
||||
; CHECK-NEXT: cset w9, gt
|
||||
; CHECK-NEXT: cmp x2, #2 ; =2
|
||||
; CHECK-NEXT: cset w10, lt
|
||||
; CHECK-NEXT: cmp x2, #4 ; =4
|
||||
; CHECK-NEXT: cset w11, gt
|
||||
; CHECK-NEXT: and w8, w8, w9
|
||||
; CHECK-NEXT: and w9, w10, w11
|
||||
; CHECK-NEXT: orr w8, w8, w9
|
||||
; CHECK-NEXT: cmp w8, #0 ; =0
|
||||
; CHECK-NEXT: csel x0, xzr, x3, ne
|
||||
; CHECK-NEXT: ret
|
||||
%c0 = icmp slt i64 %v1, 0
|
||||
%c1 = icmp sgt i64 %v1, 13
|
||||
%c2 = icmp slt i64 %v3, 2
|
||||
|
|
@ -404,20 +523,20 @@ define i64 @select_noccmp1(i64 %v1, i64 %v2, i64 %v3, i64 %r) {
|
|||
|
||||
; Should not use ccmp if we have to compute the or expression in an integer
|
||||
; register anyway because of other users.
|
||||
; CHECK-LABEL: select_noccmp2
|
||||
define i64 @select_noccmp2(i64 %v1, i64 %v2, i64 %v3, i64 %r) {
|
||||
; CHECK: cmp x0, #0
|
||||
; CHECK-NEXT: cset [[REG0:w[0-9]+]], lt
|
||||
; CHECK-NOT: ccmp
|
||||
; CHECK-NEXT: cmp x0, #13
|
||||
; CHECK-NEXT: cset [[REG1:w[0-9]+]], gt
|
||||
; CHECK-NEXT: orr [[REG2:w[0-9]+]], [[REG0]], [[REG1]]
|
||||
; CHECK-NEXT: cmp [[REG2]], #0
|
||||
; CHECK-NEXT: csel x0, xzr, x3, ne
|
||||
; CHECK-NEXT: sbfx [[REG3:w[0-9]+]], [[REG2]], #0, #1
|
||||
; CHECK-NEXT: adrp x[[REGN4:[0-9]+]], _g@PAGE
|
||||
; CHECK-NEXT: str [[REG3]], [x[[REGN4]], _g@PAGEOFF]
|
||||
; CHECK-NEXT: ret
|
||||
; CHECK-LABEL: select_noccmp2:
|
||||
; CHECK: ; %bb.0:
|
||||
; CHECK-NEXT: cmp x0, #0 ; =0
|
||||
; CHECK-NEXT: cset w8, lt
|
||||
; CHECK-NEXT: cmp x0, #13 ; =13
|
||||
; CHECK-NEXT: cset w9, gt
|
||||
; CHECK-NEXT: orr w8, w8, w9
|
||||
; CHECK-NEXT: cmp w8, #0 ; =0
|
||||
; CHECK-NEXT: csel x0, xzr, x3, ne
|
||||
; CHECK-NEXT: sbfx w8, w8, #0, #1
|
||||
; CHECK-NEXT: adrp x9, _g@PAGE
|
||||
; CHECK-NEXT: str w8, [x9, _g@PAGEOFF]
|
||||
; CHECK-NEXT: ret
|
||||
%c0 = icmp slt i64 %v1, 0
|
||||
%c1 = icmp sgt i64 %v1, 13
|
||||
%or = or i1 %c0, %c1
|
||||
|
|
@ -429,8 +548,28 @@ define i64 @select_noccmp2(i64 %v1, i64 %v2, i64 %v3, i64 %r) {
|
|||
|
||||
; The following is not possible to implement with a single cmp;ccmp;csel
|
||||
; sequence.
|
||||
; CHECK-LABEL: select_noccmp3
|
||||
define i32 @select_noccmp3(i32 %v0, i32 %v1, i32 %v2) {
|
||||
; CHECK-LABEL: select_noccmp3:
|
||||
; CHECK: ; %bb.0:
|
||||
; CHECK-NEXT: cmp w0, #0 ; =0
|
||||
; CHECK-NEXT: cset w8, lt
|
||||
; CHECK-NEXT: cmp w0, #13 ; =13
|
||||
; CHECK-NEXT: cset w9, gt
|
||||
; CHECK-NEXT: cmp w0, #22 ; =22
|
||||
; CHECK-NEXT: cset w10, lt
|
||||
; CHECK-NEXT: cmp w0, #44 ; =44
|
||||
; CHECK-NEXT: cset w11, gt
|
||||
; CHECK-NEXT: cmp w0, #99 ; =99
|
||||
; CHECK-NEXT: cset w12, eq
|
||||
; CHECK-NEXT: cmp w0, #77 ; =77
|
||||
; CHECK-NEXT: cset w13, eq
|
||||
; CHECK-NEXT: orr w8, w8, w9
|
||||
; CHECK-NEXT: orr w9, w10, w11
|
||||
; CHECK-NEXT: and w8, w8, w9
|
||||
; CHECK-NEXT: orr w9, w12, w13
|
||||
; CHECK-NEXT: tst w8, w9
|
||||
; CHECK-NEXT: csel w0, w1, w2, ne
|
||||
; CHECK-NEXT: ret
|
||||
%c0 = icmp slt i32 %v0, 0
|
||||
%c1 = icmp sgt i32 %v0, 13
|
||||
%c2 = icmp slt i32 %v0, 22
|
||||
|
|
@ -448,14 +587,14 @@ define i32 @select_noccmp3(i32 %v0, i32 %v1, i32 %v2) {
|
|||
|
||||
; Test the IR CCs that expand to two cond codes.
|
||||
|
||||
; CHECK-LABEL: select_and_olt_one:
|
||||
; CHECK-LABEL: ; %bb.0:
|
||||
; CHECK-NEXT: fcmp d0, d1
|
||||
; CHECK-NEXT: fccmp d2, d3, #4, mi
|
||||
; CHECK-NEXT: fccmp d2, d3, #1, ne
|
||||
; CHECK-NEXT: csel w0, w0, w1, vc
|
||||
; CHECK-NEXT: ret
|
||||
define i32 @select_and_olt_one(double %v0, double %v1, double %v2, double %v3, i32 %a, i32 %b) #0 {
|
||||
; CHECK-LABEL: select_and_olt_one:
|
||||
; CHECK: ; %bb.0:
|
||||
; CHECK-NEXT: fcmp d0, d1
|
||||
; CHECK-NEXT: fccmp d2, d3, #4, mi
|
||||
; CHECK-NEXT: fccmp d2, d3, #1, ne
|
||||
; CHECK-NEXT: csel w0, w0, w1, vc
|
||||
; CHECK-NEXT: ret
|
||||
%c0 = fcmp olt double %v0, %v1
|
||||
%c1 = fcmp one double %v2, %v3
|
||||
%cr = and i1 %c1, %c0
|
||||
|
|
@ -463,14 +602,14 @@ define i32 @select_and_olt_one(double %v0, double %v1, double %v2, double %v3, i
|
|||
ret i32 %sel
|
||||
}
|
||||
|
||||
; CHECK-LABEL: select_and_one_olt:
|
||||
; CHECK-LABEL: ; %bb.0:
|
||||
; CHECK-NEXT: fcmp d0, d1
|
||||
; CHECK-NEXT: fccmp d0, d1, #1, ne
|
||||
; CHECK-NEXT: fccmp d2, d3, #0, vc
|
||||
; CHECK-NEXT: csel w0, w0, w1, mi
|
||||
; CHECK-NEXT: ret
|
||||
define i32 @select_and_one_olt(double %v0, double %v1, double %v2, double %v3, i32 %a, i32 %b) #0 {
|
||||
; CHECK-LABEL: select_and_one_olt:
|
||||
; CHECK: ; %bb.0:
|
||||
; CHECK-NEXT: fcmp d0, d1
|
||||
; CHECK-NEXT: fccmp d0, d1, #1, ne
|
||||
; CHECK-NEXT: fccmp d2, d3, #0, vc
|
||||
; CHECK-NEXT: csel w0, w0, w1, mi
|
||||
; CHECK-NEXT: ret
|
||||
%c0 = fcmp one double %v0, %v1
|
||||
%c1 = fcmp olt double %v2, %v3
|
||||
%cr = and i1 %c1, %c0
|
||||
|
|
@ -478,14 +617,14 @@ define i32 @select_and_one_olt(double %v0, double %v1, double %v2, double %v3, i
|
|||
ret i32 %sel
|
||||
}
|
||||
|
||||
; CHECK-LABEL: select_and_olt_ueq:
|
||||
; CHECK-LABEL: ; %bb.0:
|
||||
; CHECK-NEXT: fcmp d0, d1
|
||||
; CHECK-NEXT: fccmp d2, d3, #0, mi
|
||||
; CHECK-NEXT: fccmp d2, d3, #8, le
|
||||
; CHECK-NEXT: csel w0, w0, w1, pl
|
||||
; CHECK-NEXT: ret
|
||||
define i32 @select_and_olt_ueq(double %v0, double %v1, double %v2, double %v3, i32 %a, i32 %b) #0 {
|
||||
; CHECK-LABEL: select_and_olt_ueq:
|
||||
; CHECK: ; %bb.0:
|
||||
; CHECK-NEXT: fcmp d0, d1
|
||||
; CHECK-NEXT: fccmp d2, d3, #0, mi
|
||||
; CHECK-NEXT: fccmp d2, d3, #8, le
|
||||
; CHECK-NEXT: csel w0, w0, w1, pl
|
||||
; CHECK-NEXT: ret
|
||||
%c0 = fcmp olt double %v0, %v1
|
||||
%c1 = fcmp ueq double %v2, %v3
|
||||
%cr = and i1 %c1, %c0
|
||||
|
|
@ -493,14 +632,14 @@ define i32 @select_and_olt_ueq(double %v0, double %v1, double %v2, double %v3, i
|
|||
ret i32 %sel
|
||||
}
|
||||
|
||||
; CHECK-LABEL: select_and_ueq_olt:
|
||||
; CHECK-LABEL: ; %bb.0:
|
||||
; CHECK-NEXT: fcmp d0, d1
|
||||
; CHECK-NEXT: fccmp d0, d1, #8, le
|
||||
; CHECK-NEXT: fccmp d2, d3, #0, pl
|
||||
; CHECK-NEXT: csel w0, w0, w1, mi
|
||||
; CHECK-NEXT: ret
|
||||
define i32 @select_and_ueq_olt(double %v0, double %v1, double %v2, double %v3, i32 %a, i32 %b) #0 {
|
||||
; CHECK-LABEL: select_and_ueq_olt:
|
||||
; CHECK: ; %bb.0:
|
||||
; CHECK-NEXT: fcmp d0, d1
|
||||
; CHECK-NEXT: fccmp d0, d1, #8, le
|
||||
; CHECK-NEXT: fccmp d2, d3, #0, pl
|
||||
; CHECK-NEXT: csel w0, w0, w1, mi
|
||||
; CHECK-NEXT: ret
|
||||
%c0 = fcmp ueq double %v0, %v1
|
||||
%c1 = fcmp olt double %v2, %v3
|
||||
%cr = and i1 %c1, %c0
|
||||
|
|
@ -508,14 +647,14 @@ define i32 @select_and_ueq_olt(double %v0, double %v1, double %v2, double %v3, i
|
|||
ret i32 %sel
|
||||
}
|
||||
|
||||
; CHECK-LABEL: select_or_olt_one:
|
||||
; CHECK-LABEL: ; %bb.0:
|
||||
; CHECK-NEXT: fcmp d0, d1
|
||||
; CHECK-NEXT: fccmp d2, d3, #0, pl
|
||||
; CHECK-NEXT: fccmp d2, d3, #8, le
|
||||
; CHECK-NEXT: csel w0, w0, w1, mi
|
||||
; CHECK-NEXT: ret
|
||||
define i32 @select_or_olt_one(double %v0, double %v1, double %v2, double %v3, i32 %a, i32 %b) #0 {
|
||||
; CHECK-LABEL: select_or_olt_one:
|
||||
; CHECK: ; %bb.0:
|
||||
; CHECK-NEXT: fcmp d0, d1
|
||||
; CHECK-NEXT: fccmp d2, d3, #0, pl
|
||||
; CHECK-NEXT: fccmp d2, d3, #8, le
|
||||
; CHECK-NEXT: csel w0, w0, w1, mi
|
||||
; CHECK-NEXT: ret
|
||||
%c0 = fcmp olt double %v0, %v1
|
||||
%c1 = fcmp one double %v2, %v3
|
||||
%cr = or i1 %c1, %c0
|
||||
|
|
@ -523,14 +662,14 @@ define i32 @select_or_olt_one(double %v0, double %v1, double %v2, double %v3, i3
|
|||
ret i32 %sel
|
||||
}
|
||||
|
||||
; CHECK-LABEL: select_or_one_olt:
|
||||
; CHECK-LABEL: ; %bb.0:
|
||||
; CHECK-NEXT: fcmp d0, d1
|
||||
; CHECK-NEXT: fccmp d0, d1, #8, le
|
||||
; CHECK-NEXT: fccmp d2, d3, #8, pl
|
||||
; CHECK-NEXT: csel w0, w0, w1, mi
|
||||
; CHECK-NEXT: ret
|
||||
define i32 @select_or_one_olt(double %v0, double %v1, double %v2, double %v3, i32 %a, i32 %b) #0 {
|
||||
; CHECK-LABEL: select_or_one_olt:
|
||||
; CHECK: ; %bb.0:
|
||||
; CHECK-NEXT: fcmp d0, d1
|
||||
; CHECK-NEXT: fccmp d0, d1, #8, le
|
||||
; CHECK-NEXT: fccmp d2, d3, #8, pl
|
||||
; CHECK-NEXT: csel w0, w0, w1, mi
|
||||
; CHECK-NEXT: ret
|
||||
%c0 = fcmp one double %v0, %v1
|
||||
%c1 = fcmp olt double %v2, %v3
|
||||
%cr = or i1 %c1, %c0
|
||||
|
|
@ -538,14 +677,14 @@ define i32 @select_or_one_olt(double %v0, double %v1, double %v2, double %v3, i3
|
|||
ret i32 %sel
|
||||
}
|
||||
|
||||
; CHECK-LABEL: select_or_olt_ueq:
|
||||
; CHECK-LABEL: ; %bb.0:
|
||||
; CHECK-NEXT: fcmp d0, d1
|
||||
; CHECK-NEXT: fccmp d2, d3, #4, pl
|
||||
; CHECK-NEXT: fccmp d2, d3, #1, ne
|
||||
; CHECK-NEXT: csel w0, w0, w1, vs
|
||||
; CHECK-NEXT: ret
|
||||
define i32 @select_or_olt_ueq(double %v0, double %v1, double %v2, double %v3, i32 %a, i32 %b) #0 {
|
||||
; CHECK-LABEL: select_or_olt_ueq:
|
||||
; CHECK: ; %bb.0:
|
||||
; CHECK-NEXT: fcmp d0, d1
|
||||
; CHECK-NEXT: fccmp d2, d3, #4, pl
|
||||
; CHECK-NEXT: fccmp d2, d3, #1, ne
|
||||
; CHECK-NEXT: csel w0, w0, w1, vs
|
||||
; CHECK-NEXT: ret
|
||||
%c0 = fcmp olt double %v0, %v1
|
||||
%c1 = fcmp ueq double %v2, %v3
|
||||
%cr = or i1 %c1, %c0
|
||||
|
|
@ -553,14 +692,14 @@ define i32 @select_or_olt_ueq(double %v0, double %v1, double %v2, double %v3, i3
|
|||
ret i32 %sel
|
||||
}
|
||||
|
||||
; CHECK-LABEL: select_or_ueq_olt:
|
||||
; CHECK-LABEL: ; %bb.0:
|
||||
; CHECK-NEXT: fcmp d0, d1
|
||||
; CHECK-NEXT: fccmp d0, d1, #1, ne
|
||||
; CHECK-NEXT: fccmp d2, d3, #8, vc
|
||||
; CHECK-NEXT: csel w0, w0, w1, mi
|
||||
; CHECK-NEXT: ret
|
||||
define i32 @select_or_ueq_olt(double %v0, double %v1, double %v2, double %v3, i32 %a, i32 %b) #0 {
|
||||
; CHECK-LABEL: select_or_ueq_olt:
|
||||
; CHECK: ; %bb.0:
|
||||
; CHECK-NEXT: fcmp d0, d1
|
||||
; CHECK-NEXT: fccmp d0, d1, #1, ne
|
||||
; CHECK-NEXT: fccmp d2, d3, #8, vc
|
||||
; CHECK-NEXT: csel w0, w0, w1, mi
|
||||
; CHECK-NEXT: ret
|
||||
%c0 = fcmp ueq double %v0, %v1
|
||||
%c1 = fcmp olt double %v2, %v3
|
||||
%cr = or i1 %c1, %c0
|
||||
|
|
@ -568,15 +707,15 @@ define i32 @select_or_ueq_olt(double %v0, double %v1, double %v2, double %v3, i3
|
|||
ret i32 %sel
|
||||
}
|
||||
|
||||
; CHECK-LABEL: select_or_olt_ogt_ueq:
|
||||
; CHECK-LABEL: ; %bb.0:
|
||||
; CHECK-NEXT: fcmp d0, d1
|
||||
; CHECK-NEXT: fccmp d2, d3, #0, pl
|
||||
; CHECK-NEXT: fccmp d4, d5, #4, le
|
||||
; CHECK-NEXT: fccmp d4, d5, #1, ne
|
||||
; CHECK-NEXT: csel w0, w0, w1, vs
|
||||
; CHECK-NEXT: ret
|
||||
define i32 @select_or_olt_ogt_ueq(double %v0, double %v1, double %v2, double %v3, double %v4, double %v5, i32 %a, i32 %b) #0 {
|
||||
; CHECK-LABEL: select_or_olt_ogt_ueq:
|
||||
; CHECK: ; %bb.0:
|
||||
; CHECK-NEXT: fcmp d0, d1
|
||||
; CHECK-NEXT: fccmp d2, d3, #0, pl
|
||||
; CHECK-NEXT: fccmp d4, d5, #4, le
|
||||
; CHECK-NEXT: fccmp d4, d5, #1, ne
|
||||
; CHECK-NEXT: csel w0, w0, w1, vs
|
||||
; CHECK-NEXT: ret
|
||||
%c0 = fcmp olt double %v0, %v1
|
||||
%c1 = fcmp ogt double %v2, %v3
|
||||
%c2 = fcmp ueq double %v4, %v5
|
||||
|
|
@ -586,15 +725,15 @@ define i32 @select_or_olt_ogt_ueq(double %v0, double %v1, double %v2, double %v3
|
|||
ret i32 %sel
|
||||
}
|
||||
|
||||
; CHECK-LABEL: select_or_olt_ueq_ogt:
|
||||
; CHECK-LABEL: ; %bb.0:
|
||||
; CHECK-NEXT: fcmp d0, d1
|
||||
; CHECK-NEXT: fccmp d2, d3, #4, pl
|
||||
; CHECK-NEXT: fccmp d2, d3, #1, ne
|
||||
; CHECK-NEXT: fccmp d4, d5, #0, vc
|
||||
; CHECK-NEXT: csel w0, w0, w1, gt
|
||||
; CHECK-NEXT: ret
|
||||
define i32 @select_or_olt_ueq_ogt(double %v0, double %v1, double %v2, double %v3, double %v4, double %v5, i32 %a, i32 %b) #0 {
|
||||
; CHECK-LABEL: select_or_olt_ueq_ogt:
|
||||
; CHECK: ; %bb.0:
|
||||
; CHECK-NEXT: fcmp d0, d1
|
||||
; CHECK-NEXT: fccmp d2, d3, #4, pl
|
||||
; CHECK-NEXT: fccmp d2, d3, #1, ne
|
||||
; CHECK-NEXT: fccmp d4, d5, #0, vc
|
||||
; CHECK-NEXT: csel w0, w0, w1, gt
|
||||
; CHECK-NEXT: ret
|
||||
%c0 = fcmp olt double %v0, %v1
|
||||
%c1 = fcmp ueq double %v2, %v3
|
||||
%c2 = fcmp ogt double %v4, %v5
|
||||
|
|
@ -606,17 +745,17 @@ define i32 @select_or_olt_ueq_ogt(double %v0, double %v1, double %v2, double %v3
|
|||
|
||||
; Verify that we correctly promote f16.
|
||||
|
||||
; CHECK-LABEL: half_select_and_olt_oge:
|
||||
; CHECK-LABEL: ; %bb.0:
|
||||
; CHECK-DAG: fcvt [[S0:s[0-9]+]], h0
|
||||
; CHECK-DAG: fcvt [[S1:s[0-9]+]], h1
|
||||
; CHECK-NEXT: fcmp [[S0]], [[S1]]
|
||||
; CHECK-DAG: fcvt [[S2:s[0-9]+]], h2
|
||||
; CHECK-DAG: fcvt [[S3:s[0-9]+]], h3
|
||||
; CHECK-NEXT: fccmp [[S2]], [[S3]], #8, mi
|
||||
; CHECK-NEXT: csel w0, w0, w1, ge
|
||||
; CHECK-NEXT: ret
|
||||
define i32 @half_select_and_olt_oge(half %v0, half %v1, half %v2, half %v3, i32 %a, i32 %b) #0 {
|
||||
; CHECK-LABEL: half_select_and_olt_oge:
|
||||
; CHECK: ; %bb.0:
|
||||
; CHECK-NEXT: fcvt s1, h1
|
||||
; CHECK-NEXT: fcvt s0, h0
|
||||
; CHECK-NEXT: fcmp s0, s1
|
||||
; CHECK-NEXT: fcvt s0, h3
|
||||
; CHECK-NEXT: fcvt s1, h2
|
||||
; CHECK-NEXT: fccmp s1, s0, #8, mi
|
||||
; CHECK-NEXT: csel w0, w0, w1, ge
|
||||
; CHECK-NEXT: ret
|
||||
%c0 = fcmp olt half %v0, %v1
|
||||
%c1 = fcmp oge half %v2, %v3
|
||||
%cr = and i1 %c1, %c0
|
||||
|
|
@ -624,18 +763,18 @@ define i32 @half_select_and_olt_oge(half %v0, half %v1, half %v2, half %v3, i32
|
|||
ret i32 %sel
|
||||
}
|
||||
|
||||
; CHECK-LABEL: half_select_and_olt_one:
|
||||
; CHECK-LABEL: ; %bb.0:
|
||||
; CHECK-DAG: fcvt [[S0:s[0-9]+]], h0
|
||||
; CHECK-DAG: fcvt [[S1:s[0-9]+]], h1
|
||||
; CHECK-NEXT: fcmp [[S0]], [[S1]]
|
||||
; CHECK-DAG: fcvt [[S2:s[0-9]+]], h2
|
||||
; CHECK-DAG: fcvt [[S3:s[0-9]+]], h3
|
||||
; CHECK-NEXT: fccmp [[S2]], [[S3]], #4, mi
|
||||
; CHECK-NEXT: fccmp [[S2]], [[S3]], #1, ne
|
||||
; CHECK-NEXT: csel w0, w0, w1, vc
|
||||
; CHECK-NEXT: ret
|
||||
define i32 @half_select_and_olt_one(half %v0, half %v1, half %v2, half %v3, i32 %a, i32 %b) #0 {
|
||||
; CHECK-LABEL: half_select_and_olt_one:
|
||||
; CHECK: ; %bb.0:
|
||||
; CHECK-NEXT: fcvt s1, h1
|
||||
; CHECK-NEXT: fcvt s0, h0
|
||||
; CHECK-NEXT: fcmp s0, s1
|
||||
; CHECK-NEXT: fcvt s0, h3
|
||||
; CHECK-NEXT: fcvt s1, h2
|
||||
; CHECK-NEXT: fccmp s1, s0, #4, mi
|
||||
; CHECK-NEXT: fccmp s1, s0, #1, ne
|
||||
; CHECK-NEXT: csel w0, w0, w1, vc
|
||||
; CHECK-NEXT: ret
|
||||
%c0 = fcmp olt half %v0, %v1
|
||||
%c1 = fcmp one half %v2, %v3
|
||||
%cr = and i1 %c1, %c0
|
||||
|
|
@ -645,10 +784,30 @@ define i32 @half_select_and_olt_one(half %v0, half %v1, half %v2, half %v3, i32
|
|||
|
||||
; Also verify that we don't try to generate f128 FCCMPs, using RT calls instead.
|
||||
|
||||
; CHECK-LABEL: f128_select_and_olt_oge:
|
||||
; CHECK: bl ___lttf2
|
||||
; CHECK: bl ___getf2
|
||||
define i32 @f128_select_and_olt_oge(fp128 %v0, fp128 %v1, fp128 %v2, fp128 %v3, i32 %a, i32 %b) #0 {
|
||||
; CHECK-LABEL: f128_select_and_olt_oge:
|
||||
; CHECK: ; %bb.0:
|
||||
; CHECK-NEXT: sub sp, sp, #80 ; =80
|
||||
; CHECK-NEXT: stp x22, x21, [sp, #32] ; 16-byte Folded Spill
|
||||
; CHECK-NEXT: stp x20, x19, [sp, #48] ; 16-byte Folded Spill
|
||||
; CHECK-NEXT: stp x29, x30, [sp, #64] ; 16-byte Folded Spill
|
||||
; CHECK-NEXT: mov x19, x1
|
||||
; CHECK-NEXT: mov x20, x0
|
||||
; CHECK-NEXT: stp q2, q3, [sp] ; 32-byte Folded Spill
|
||||
; CHECK-NEXT: bl ___lttf2
|
||||
; CHECK-NEXT: cmp w0, #0 ; =0
|
||||
; CHECK-NEXT: cset w21, lt
|
||||
; CHECK-NEXT: ldp q0, q1, [sp] ; 32-byte Folded Reload
|
||||
; CHECK-NEXT: bl ___getf2
|
||||
; CHECK-NEXT: cmp w0, #0 ; =0
|
||||
; CHECK-NEXT: cset w8, ge
|
||||
; CHECK-NEXT: tst w8, w21
|
||||
; CHECK-NEXT: csel w0, w20, w19, ne
|
||||
; CHECK-NEXT: ldp x29, x30, [sp, #64] ; 16-byte Folded Reload
|
||||
; CHECK-NEXT: ldp x20, x19, [sp, #48] ; 16-byte Folded Reload
|
||||
; CHECK-NEXT: ldp x22, x21, [sp, #32] ; 16-byte Folded Reload
|
||||
; CHECK-NEXT: add sp, sp, #80 ; =80
|
||||
; CHECK-NEXT: ret
|
||||
%c0 = fcmp olt fp128 %v0, %v1
|
||||
%c1 = fcmp oge fp128 %v2, %v3
|
||||
%cr = and i1 %c1, %c0
|
||||
|
|
@ -658,14 +817,15 @@ define i32 @f128_select_and_olt_oge(fp128 %v0, fp128 %v1, fp128 %v2, fp128 %v3,
|
|||
|
||||
; This testcase resembles the core problem of http://llvm.org/PR39550
|
||||
; (an OR operation is 2 levels deep but needs to be implemented first)
|
||||
; CHECK-LABEL: deep_or
|
||||
; CHECK: cmp w2, #20
|
||||
; CHECK-NEXT: ccmp w2, #15, #4, ne
|
||||
; CHECK-NEXT: ccmp w1, #0, #4, eq
|
||||
; CHECK-NEXT: ccmp w0, #0, #4, ne
|
||||
; CHECK-NEXT: csel w0, w4, w5, ne
|
||||
; CHECK-NEXT: ret
|
||||
define i32 @deep_or(i32 %a0, i32 %a1, i32 %a2, i32 %a3, i32 %x, i32 %y) {
|
||||
; CHECK-LABEL: deep_or:
|
||||
; CHECK: ; %bb.0:
|
||||
; CHECK-NEXT: cmp w2, #20 ; =20
|
||||
; CHECK-NEXT: ccmp w2, #15, #4, ne
|
||||
; CHECK-NEXT: ccmp w1, #0, #4, eq
|
||||
; CHECK-NEXT: ccmp w0, #0, #4, ne
|
||||
; CHECK-NEXT: csel w0, w4, w5, ne
|
||||
; CHECK-NEXT: ret
|
||||
%c0 = icmp ne i32 %a0, 0
|
||||
%c1 = icmp ne i32 %a1, 0
|
||||
%c2 = icmp eq i32 %a2, 15
|
||||
|
|
@ -679,14 +839,15 @@ define i32 @deep_or(i32 %a0, i32 %a1, i32 %a2, i32 %a3, i32 %x, i32 %y) {
|
|||
}
|
||||
|
||||
; Variation of deep_or, we still need to implement the OR first though.
|
||||
; CHECK-LABEL: deep_or1
|
||||
; CHECK: cmp w2, #20
|
||||
; CHECK-NEXT: ccmp w2, #15, #4, ne
|
||||
; CHECK-NEXT: ccmp w0, #0, #4, eq
|
||||
; CHECK-NEXT: ccmp w1, #0, #4, ne
|
||||
; CHECK-NEXT: csel w0, w4, w5, ne
|
||||
; CHECK-NEXT: ret
|
||||
define i32 @deep_or1(i32 %a0, i32 %a1, i32 %a2, i32 %a3, i32 %x, i32 %y) {
|
||||
; CHECK-LABEL: deep_or1:
|
||||
; CHECK: ; %bb.0:
|
||||
; CHECK-NEXT: cmp w2, #20 ; =20
|
||||
; CHECK-NEXT: ccmp w2, #15, #4, ne
|
||||
; CHECK-NEXT: ccmp w0, #0, #4, eq
|
||||
; CHECK-NEXT: ccmp w1, #0, #4, ne
|
||||
; CHECK-NEXT: csel w0, w4, w5, ne
|
||||
; CHECK-NEXT: ret
|
||||
%c0 = icmp ne i32 %a0, 0
|
||||
%c1 = icmp ne i32 %a1, 0
|
||||
%c2 = icmp eq i32 %a2, 15
|
||||
|
|
@ -700,14 +861,15 @@ define i32 @deep_or1(i32 %a0, i32 %a1, i32 %a2, i32 %a3, i32 %x, i32 %y) {
|
|||
}
|
||||
|
||||
; Variation of deep_or, we still need to implement the OR first though.
|
||||
; CHECK-LABEL: deep_or2
|
||||
; CHECK: cmp w2, #20
|
||||
; CHECK-NEXT: ccmp w2, #15, #4, ne
|
||||
; CHECK-NEXT: ccmp w1, #0, #4, eq
|
||||
; CHECK-NEXT: ccmp w0, #0, #4, ne
|
||||
; CHECK-NEXT: csel w0, w4, w5, ne
|
||||
; CHECK-NEXT: ret
|
||||
define i32 @deep_or2(i32 %a0, i32 %a1, i32 %a2, i32 %a3, i32 %x, i32 %y) {
|
||||
; CHECK-LABEL: deep_or2:
|
||||
; CHECK: ; %bb.0:
|
||||
; CHECK-NEXT: cmp w2, #20 ; =20
|
||||
; CHECK-NEXT: ccmp w2, #15, #4, ne
|
||||
; CHECK-NEXT: ccmp w1, #0, #4, eq
|
||||
; CHECK-NEXT: ccmp w0, #0, #4, ne
|
||||
; CHECK-NEXT: csel w0, w4, w5, ne
|
||||
; CHECK-NEXT: ret
|
||||
%c0 = icmp ne i32 %a0, 0
|
||||
%c1 = icmp ne i32 %a1, 0
|
||||
%c2 = icmp eq i32 %a2, 15
|
||||
|
|
|
|||
Loading…
Reference in New Issue