forked from OSchip/llvm-project
parent
5d1cda1bc8
commit
28d4ddab86
llvm/lib/Target/Nios2/MCTargetDesc
|
@ -19,6 +19,7 @@
|
|||
#include "llvm/MC/MCELFObjectWriter.h"
|
||||
#include "llvm/MC/MCFixupKindInfo.h"
|
||||
#include "llvm/MC/MCObjectWriter.h"
|
||||
#include "llvm/MC/MCSubtargetInfo.h"
|
||||
|
||||
using namespace llvm;
|
||||
|
||||
|
@ -123,9 +124,8 @@ bool Nios2AsmBackend::writeNopData(uint64_t Count, MCObjectWriter *OW) const {
|
|||
|
||||
// MCAsmBackend
|
||||
MCAsmBackend *llvm::createNios2AsmBackend(const Target &T,
|
||||
const MCSubtargetInfo &STI,
|
||||
const MCRegisterInfo &MRI,
|
||||
const Triple &TT, StringRef CPU,
|
||||
const MCTargetOptions &Options) {
|
||||
|
||||
return new Nios2AsmBackend(T, TT.getOS());
|
||||
return new Nios2AsmBackend(T, STI.getTargetTriple().getOS());
|
||||
}
|
||||
|
|
|
@ -20,6 +20,7 @@ namespace llvm {
|
|||
class MCAsmBackend;
|
||||
class MCObjectWriter;
|
||||
class MCRegisterInfo;
|
||||
class MCSubtargetInfo;
|
||||
class MCTargetOptions;
|
||||
class Target;
|
||||
class Triple;
|
||||
|
@ -28,8 +29,8 @@ class raw_pwrite_stream;
|
|||
|
||||
Target &getTheNios2Target();
|
||||
|
||||
MCAsmBackend *createNios2AsmBackend(const Target &T, const MCRegisterInfo &MRI,
|
||||
const Triple &TT, StringRef CPU,
|
||||
MCAsmBackend *createNios2AsmBackend(const Target &T, const MCSubtargetInfo &STI,
|
||||
const MCRegisterInfo &MRI,
|
||||
const MCTargetOptions &Options);
|
||||
|
||||
std::unique_ptr<MCObjectWriter>
|
||||
|
|
Loading…
Reference in New Issue