forked from OSchip/llvm-project
parent
174fdef458
commit
2153114227
|
@ -137,7 +137,7 @@ bool X86InterleavedAccessGroup::isSupported() const {
|
|||
// 1. Store and load of 4-element vectors of 64 bits on AVX.
|
||||
// 2. Store of 16/32-element vectors of 8 bits on AVX.
|
||||
// Stride 3:
|
||||
// 1. Load of 16/32-element vecotrs of 8 bits on AVX.
|
||||
// 1. Load of 16/32-element vectors of 8 bits on AVX.
|
||||
if (!Subtarget.hasAVX() || (Factor != 4 && Factor != 3))
|
||||
return false;
|
||||
|
||||
|
@ -260,7 +260,7 @@ static void genShuffleBland(MVT VT, ArrayRef<uint32_t> Mask,
|
|||
Out.push_back(Mask[i] + HighOffset + NumOfElm);
|
||||
}
|
||||
|
||||
// reorderSubVecotr returns the data to is the original state. And de-facto is
|
||||
// reorderSubVector returns the data to is the original state. And de-facto is
|
||||
// the opposite of the function concatSubVector.
|
||||
|
||||
// For VecElems = 16
|
||||
|
|
Loading…
Reference in New Issue