forked from OSchip/llvm-project
fix what looks like a real logic bug, found by PVS-Studio (part of PR12357)
llvm-svn: 153513
This commit is contained in:
parent
38c59108ad
commit
1cc25e8a40
|
@ -7991,8 +7991,8 @@ bool DAGCombiner::SimplifySelectOps(SDNode *TheSelect, SDValue LHS,
|
|||
|
||||
if ((LLD->hasAnyUseOfValue(1) &&
|
||||
(LLD->isPredecessorOf(CondLHS) || LLD->isPredecessorOf(CondRHS))) ||
|
||||
(LLD->hasAnyUseOfValue(1) &&
|
||||
(LLD->isPredecessorOf(CondLHS) || LLD->isPredecessorOf(CondRHS))))
|
||||
(RLD->hasAnyUseOfValue(1) &&
|
||||
(RLD->isPredecessorOf(CondLHS) || RLD->isPredecessorOf(CondRHS))))
|
||||
return false;
|
||||
|
||||
Addr = DAG.getNode(ISD::SELECT_CC, TheSelect->getDebugLoc(),
|
||||
|
|
Loading…
Reference in New Issue