forked from OSchip/llvm-project
fix three validation errors, I leave the fourth to sabre :-)
llvm-svn: 83851
This commit is contained in:
parent
aa9b0ba7db
commit
1a093f3022
|
@ -574,7 +574,6 @@ release includes a few major enhancements and additions to the optimizers:</p>
|
|||
inlining similar arrays from multiple callees into one caller.</li>
|
||||
<li>LLVM includes a new experimental Static Single Information (SSI)
|
||||
construction pass.</li>
|
||||
</li>
|
||||
|
||||
</ul>
|
||||
|
||||
|
@ -702,7 +701,7 @@ it run faster:</p>
|
|||
reference logic to one place
|
||||
(<tt>X86Subtarget::ClassifyGlobalReference</tt>) which
|
||||
makes it easier to reason about.</li>
|
||||
</li>
|
||||
|
||||
</ul>
|
||||
|
||||
</div>
|
||||
|
@ -753,8 +752,6 @@ supports both the Thumb2 and Advanced SIMD (Neon) instruction sets.</li>
|
|||
|
||||
<li>The ARM calling convention code is now tblgen generated instead of resorting
|
||||
to C++ code.</li>
|
||||
</li>
|
||||
|
||||
|
||||
<p>These features are still somewhat experimental
|
||||
and subject to change. The Neon intrinsics, in particular, may change in future
|
||||
|
|
Loading…
Reference in New Issue