forked from OSchip/llvm-project
[Power9] Add the TLS store instructions to the Power 9 model
The Power 9 scheduler model should now include the TLS instructions. We can now, once again, mark the model as complete. From now on, if instructions are added to Power 9 but are not added to the model the build should produce an error. Hopefully that will alert the developer who is adding new instructions that they should also be added to the scheulder model. llvm-svn: 330060
This commit is contained in:
parent
636d94db3b
commit
118b8675c5
|
@ -894,7 +894,7 @@ def : InstRW<[P9_LS_1C, IP_EXEC_1C, IP_AGEN_1C, DISP_1C, DISP_1C, DISP_1C],
|
|||
(instregex "(D|X)FSTORE(f32|f64)$"),
|
||||
(instregex "ST(W|H|D)BRX$"),
|
||||
(instregex "ST(B|H|D)(8)?$"),
|
||||
(instregex "ST(B|W|H|D)(CI)?X(8)?$"),
|
||||
(instregex "ST(B|W|H|D)(CI)?X(TLS|TLS_32)?(8)?$"),
|
||||
STIWX,
|
||||
SLBIEG,
|
||||
STMW,
|
||||
|
|
|
@ -33,7 +33,7 @@ def P9Model : SchedMachineModel {
|
|||
// A dispatch group is 6 instructions.
|
||||
let LoopMicroOpBufferSize = 60;
|
||||
|
||||
let CompleteModel = 0;
|
||||
let CompleteModel = 1;
|
||||
|
||||
// Do not support QPX (Quad Processing eXtension) on Power 9.
|
||||
let UnsupportedFeatures = [HasQPX];
|
||||
|
|
Loading…
Reference in New Issue