forked from OSchip/llvm-project
parent
745196a5fc
commit
10b637eade
|
@ -472,10 +472,9 @@ bool DarwinAsmPrinter::doFinalization(Module &M) {
|
||||||
I->hasLinkOnceLinkage())) {
|
I->hasLinkOnceLinkage())) {
|
||||||
SwitchSection(O, CurSection, ".data");
|
SwitchSection(O, CurSection, ".data");
|
||||||
if (I->hasInternalLinkage())
|
if (I->hasInternalLinkage())
|
||||||
O << ".lcomm " << name << "," << TD.getTypeSize(C->getType())
|
O << ".lcomm " << name << "," << Size << "," << Align;
|
||||||
<< "," << Align;
|
|
||||||
else
|
else
|
||||||
O << ".comm " << name << "," << TD.getTypeSize(C->getType());
|
O << ".comm " << name << "," << Size;
|
||||||
O << "\t\t; ";
|
O << "\t\t; ";
|
||||||
WriteAsOperand(O, I, true, true, &M);
|
WriteAsOperand(O, I, true, true, &M);
|
||||||
O << '\n';
|
O << '\n';
|
||||||
|
|
Loading…
Reference in New Issue