maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

[X86] Remove dead code from the handler for INTR_TYPE_SCALAR_MASK_RM. 

The code in here handles nodes with 6 or 7 operands. But only the 6 operand case is ever used these days.

llvm-svn: 355788
This commit is contained in:
Craig Topper 2019-03-10 17:20:42 +00:00
parent bfec0d610c
commit 0dc8c52d4e
1 changed files with 3 additions and 13 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
llvm/lib/Target/X86/X86ISelLowering.cpp
View File

@ -22026,24 +22026,14 @@ SDValue X86TargetLowering::LowerINTRINSIC_WO_CHAIN(SDValue Op,
Mask, passThru, Subtarget, DAG); Mask, passThru, Subtarget, DAG);
} }
case INTR_TYPE_SCALAR_MASK_RM: { case INTR_TYPE_SCALAR_MASK_RM: {
assert(Op.getNumOperands() == 6 && "Unexpected number of operands");
SDValue Src1 = Op.getOperand(1); SDValue Src1 = Op.getOperand(1);
SDValue Src2 = Op.getOperand(2); SDValue Src2 = Op.getOperand(2);
SDValue Src0 = Op.getOperand(3); SDValue Src0 = Op.getOperand(3);
SDValue Mask = Op.getOperand(4); SDValue Mask = Op.getOperand(4);
// There are 2 kinds of intrinsics in this group: SDValue Rnd = Op.getOperand(5);
// (1) With suppress-all-exceptions (sae) or rounding mode- 6 operands
// (2) With rounding mode and sae - 7 operands.
if (Op.getNumOperands() == 6) {
SDValue Sae = Op.getOperand(5);
return getScalarMaskingNode(DAG.getNode(IntrData->Opc0, dl, VT, Src1, Src2, return getScalarMaskingNode(DAG.getNode(IntrData->Opc0, dl, VT, Src1, Src2,
Sae), Rnd),
Mask, Src0, Subtarget, DAG);
}
assert(Op.getNumOperands() == 7 && "Unexpected intrinsic form");
SDValue RoundingMode = Op.getOperand(5);
SDValue Sae = Op.getOperand(6);
return getScalarMaskingNode(DAG.getNode(IntrData->Opc0, dl, VT, Src1, Src2,
RoundingMode, Sae),
Mask, Src0, Subtarget, DAG); Mask, Src0, Subtarget, DAG);
} }
case INTR_TYPE_2OP_MASK: { case INTR_TYPE_2OP_MASK: {