maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

[mips] Use 64-bit registers to return an sret pointer if target ABI is N64. 

llvm-svn: 166344
This commit is contained in:
Akira Hatanaka 2012-10-19 22:11:40 +00:00
parent 5d7e15edc5
commit 0c7d131a7b
2 changed files with 18 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
llvm/lib/Target/Mips/MipsISelLowering.cpp
View File

@ -3410,7 +3410,8 @@ MipsTargetLowering::LowerFormalArguments(SDValue Chain,
if (DAG.getMachineFunction().getFunction()->hasStructRetAttr()) {
unsigned Reg = MipsFI->getSRetReturnReg();
if (!Reg) {
Reg = MF.getRegInfo().createVirtualRegister(getRegClassFor(MVT::i32));
Reg = MF.getRegInfo().
createVirtualRegister(getRegClassFor(IsN64 ? MVT::i64 : MVT::i32));
MipsFI->setSRetReturnReg(Reg);
}
SDValue Copy = DAG.getCopyToReg(DAG.getEntryNode(), dl, Reg, InVals[0]);
@ -3539,7 +3540,8 @@ MipsTargetLowering::LowerReturn(SDValue Chain,
llvm_unreachable("sret virtual register not created in the entry block");
SDValue Val = DAG.getCopyFromReg(Chain, dl, Reg, getPointerTy());
Chain = DAG.getCopyToReg(Chain, dl, Mips::V0, Val, Flag);
Chain = DAG.getCopyToReg(Chain, dl, IsN64 ? Mips::V0_64 : Mips::V0, Val,
Flag);
Flag = Chain.getValue(1);
}

14
llvm/test/CodeGen/Mips/mips64-sret.ll Normal file
View File

@ -0,0 +1,14 @@
; RUN: llc -march=mips64el -mcpu=mips64r2 -mattr=n64 -O0 < %s
%struct.S = type { [8 x i32] }
@g = common global %struct.S zeroinitializer, align 4
define void @f(%struct.S* noalias sret %agg.result) nounwind {
entry:
%0 = bitcast %struct.S* %agg.result to i8*
call void @llvm.memcpy.p0i8.p0i8.i64(i8* %0, i8* bitcast (%struct.S* @g to i8*), i64 32, i32 4, i1 false)
ret void
}
declare void @llvm.memcpy.p0i8.p0i8.i64(i8* nocapture, i8* nocapture, i64, i32, i1) nounwind