forked from OSchip/llvm-project
parent
40cf28d6eb
commit
0840c823e4
|
@ -30,6 +30,7 @@ MachineFunctionAnalysis::MachineFunctionAnalysis(TargetMachine &tm,
|
|||
}
|
||||
|
||||
MachineFunctionAnalysis::~MachineFunctionAnalysis() {
|
||||
releaseMemory();
|
||||
assert(!MF && "MachineFunctionAnalysis left initialized!");
|
||||
}
|
||||
|
||||
|
|
|
@ -587,8 +587,8 @@ void Emitter<CodeEmitter>::emitInstruction(const MachineInstr &MI,
|
|||
case TargetInstrInfo::INLINEASM:
|
||||
// We allow inline assembler nodes with empty bodies - they can
|
||||
// implicitly define registers, which is ok for JIT.
|
||||
assert(MI.getOperand(0).getSymbolName()[0] == 0 &&
|
||||
"JIT does not support inline asm!");
|
||||
if (MI.getOperand(0).getSymbolName()[0])
|
||||
llvm_report_error("JIT does not support inline asm!");
|
||||
break;
|
||||
case TargetInstrInfo::DBG_LABEL:
|
||||
case TargetInstrInfo::EH_LABEL:
|
||||
|
|
Loading…
Reference in New Issue