forked from OSchip/llvm-project
[NFC][Thumb2] Autogenerate thumb2-ldr_pre.ll test
llvm-svn: 361318
This commit is contained in:
parent
3590bae8d6
commit
079d8b425f
llvm/test/CodeGen/Thumb2
|
@ -1,15 +1,26 @@
|
|||
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
||||
; RUN: llc -mtriple=thumb-eabi -mcpu=arm1156t2-s -mattr=+thumb2 %s -o - | FileCheck %s
|
||||
|
||||
define i32* @test1(i32* %X, i32* %dest) {
|
||||
; CHECK-LABEL: test1:
|
||||
; CHECK: @ %bb.0:
|
||||
; CHECK-NEXT: ldr r2, [r0, #16]!
|
||||
; CHECK-NEXT: str r2, [r1]
|
||||
; CHECK-NEXT: bx lr
|
||||
%Y = getelementptr i32, i32* %X, i32 4 ; <i32*> [#uses=2]
|
||||
%A = load i32, i32* %Y ; <i32> [#uses=1]
|
||||
store i32 %A, i32* %dest
|
||||
ret i32* %Y
|
||||
}
|
||||
|
||||
; CHECK: ldr{{.*}}!
|
||||
|
||||
define i32 @test2(i32 %a, i32 %b) {
|
||||
; CHECK-LABEL: test2:
|
||||
; CHECK: @ %bb.0:
|
||||
; CHECK-NEXT: ldr r2, [r0, #-64]!
|
||||
; CHECK-NEXT: subs r0, r0, r1
|
||||
; CHECK-NEXT: add r0, r2
|
||||
; CHECK-NEXT: bx lr
|
||||
%tmp1 = sub i32 %a, 64 ; <i32> [#uses=2]
|
||||
%tmp2 = inttoptr i32 %tmp1 to i32* ; <i32*> [#uses=1]
|
||||
%tmp3 = load i32, i32* %tmp2 ; <i32> [#uses=1]
|
||||
|
@ -18,15 +29,16 @@ define i32 @test2(i32 %a, i32 %b) {
|
|||
ret i32 %tmp5
|
||||
}
|
||||
|
||||
; CHECK: ldr{{.*}}!
|
||||
|
||||
define i8* @test3(i8* %X, i32* %dest) {
|
||||
; CHECK-LABEL: test3:
|
||||
; CHECK: @ %bb.0:
|
||||
; CHECK-NEXT: ldrsb r2, [r0, #4]!
|
||||
; CHECK-NEXT: str r2, [r1]
|
||||
; CHECK-NEXT: bx lr
|
||||
%tmp1 = getelementptr i8, i8* %X, i32 4
|
||||
%tmp2 = load i8, i8* %tmp1
|
||||
%tmp3 = sext i8 %tmp2 to i32
|
||||
store i32 %tmp3, i32* %dest
|
||||
ret i8* %tmp1
|
||||
}
|
||||
|
||||
; CHECK: ldrsb{{.*}}!
|
||||
|
||||
|
|
Loading…
Reference in New Issue