forked from OSchip/llvm-project
[X86] Constify DebugLoc parameters. No functionality change.
llvm-svn: 322643
This commit is contained in:
parent
1628943978
commit
05dc3527de
|
@ -8880,8 +8880,8 @@ static SDValue lowerVectorShuffleToEXPAND(const SDLoc &DL, MVT VT,
|
|||
|
||||
static bool matchVectorShuffleWithUNPCK(MVT VT, SDValue &V1, SDValue &V2,
|
||||
unsigned &UnpackOpcode, bool IsUnary,
|
||||
ArrayRef<int> TargetMask, SDLoc &DL,
|
||||
SelectionDAG &DAG,
|
||||
ArrayRef<int> TargetMask,
|
||||
const SDLoc &DL, SelectionDAG &DAG,
|
||||
const X86Subtarget &Subtarget) {
|
||||
int NumElts = VT.getVectorNumElements();
|
||||
|
||||
|
@ -27987,7 +27987,8 @@ bool X86TargetLowering::isGAPlusOffset(SDNode *N,
|
|||
// TODO: Investigate sharing more of this with shuffle lowering.
|
||||
static bool matchUnaryVectorShuffle(MVT MaskVT, ArrayRef<int> Mask,
|
||||
bool AllowFloatDomain, bool AllowIntDomain,
|
||||
SDValue &V1, SDLoc &DL, SelectionDAG &DAG,
|
||||
SDValue &V1, const SDLoc &DL,
|
||||
SelectionDAG &DAG,
|
||||
const X86Subtarget &Subtarget,
|
||||
unsigned &Shuffle, MVT &SrcVT, MVT &DstVT) {
|
||||
unsigned NumMaskElts = Mask.size();
|
||||
|
@ -28235,7 +28236,7 @@ static bool matchUnaryPermuteVectorShuffle(MVT MaskVT, ArrayRef<int> Mask,
|
|||
// TODO: Investigate sharing more of this with shuffle lowering.
|
||||
static bool matchBinaryVectorShuffle(MVT MaskVT, ArrayRef<int> Mask,
|
||||
bool AllowFloatDomain, bool AllowIntDomain,
|
||||
SDValue &V1, SDValue &V2, SDLoc &DL,
|
||||
SDValue &V1, SDValue &V2, const SDLoc &DL,
|
||||
SelectionDAG &DAG,
|
||||
const X86Subtarget &Subtarget,
|
||||
unsigned &Shuffle, MVT &SrcVT, MVT &DstVT,
|
||||
|
@ -28299,15 +28300,11 @@ static bool matchBinaryVectorShuffle(MVT MaskVT, ArrayRef<int> Mask,
|
|||
return false;
|
||||
}
|
||||
|
||||
static bool matchBinaryPermuteVectorShuffle(MVT MaskVT, ArrayRef<int> Mask,
|
||||
const APInt &Zeroable,
|
||||
bool AllowFloatDomain,
|
||||
bool AllowIntDomain,
|
||||
SDValue &V1, SDValue &V2, SDLoc &DL,
|
||||
SelectionDAG &DAG,
|
||||
const X86Subtarget &Subtarget,
|
||||
unsigned &Shuffle, MVT &ShuffleVT,
|
||||
unsigned &PermuteImm) {
|
||||
static bool matchBinaryPermuteVectorShuffle(
|
||||
MVT MaskVT, ArrayRef<int> Mask, const APInt &Zeroable,
|
||||
bool AllowFloatDomain, bool AllowIntDomain, SDValue &V1, SDValue &V2,
|
||||
const SDLoc &DL, SelectionDAG &DAG, const X86Subtarget &Subtarget,
|
||||
unsigned &Shuffle, MVT &ShuffleVT, unsigned &PermuteImm) {
|
||||
unsigned NumMaskElts = Mask.size();
|
||||
unsigned EltSizeInBits = MaskVT.getScalarSizeInBits();
|
||||
|
||||
|
|
Loading…
Reference in New Issue