maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

[Hexagon] Skip blocks that define vector predicate registers in early-if 

llvm-svn: 296777
This commit is contained in:
Krzysztof Parzyszek 2017-03-02 18:10:59 +00:00
parent 5db6a947a2
commit 056c945a5d
2 changed files with 45 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
llvm/lib/Target/Hexagon/HexagonEarlyIfConv.cpp
View File

@ -383,8 +383,14 @@ bool HexagonEarlyIfConversion::isValidCandidate(const MachineBasicBlock *B)
unsigned R = MO.getReg();
if (!TargetRegisterInfo::isVirtualRegister(R))
continue;
if (MRI->getRegClass(R) != &Hexagon::PredRegsRegClass)
continue;
switch (MRI->getRegClass(R)->getID()) {
case Hexagon::PredRegsRegClassID:
case Hexagon::VecPredRegsRegClassID:
case Hexagon::VecPredRegs128BRegClassID:
break;
default:
continue;
}
for (auto U = MRI->use_begin(R); U != MRI->use_end(); ++U)
if (U->getParent()->isPHI())
return false;

37
llvm/test/CodeGen/Hexagon/early-if-vecpred.ll Normal file
View File

@ -0,0 +1,37 @@
; RUN: llc -march=hexagon < %s | FileCheck %s
; REQUIRES: asserts
; Hexagon early if-conversion used to crash on this testcase due to not
; recognizing vector predicate registers.
target triple = "hexagon"
; Check that the early if-conversion has not happened.
; CHECK-LABEL: fred
; CHECK: q{{[0-3]}} = not
; CHECK: LBB
; CHECK: if (q{{[0-3]}}) vmem
define void @fred(i32 %a0) #0 {
b1:
%v2 = tail call <1024 x i1> @llvm.hexagon.V6.pred.scalar2.128B(i32 %a0) #2
br i1 undef, label %b3, label %b5
b3: ; preds = %b1
%v4 = tail call <1024 x i1> @llvm.hexagon.V6.pred.not.128B(<1024 x i1> %v2) #2
br label %b5
b5: ; preds = %b3, %b1
%v6 = phi <1024 x i1> [ %v4, %b3 ], [ %v2, %b1 ]
%v7 = bitcast <1024 x i1> %v6 to <32 x i32>
tail call void asm sideeffect "if ($0) vmem($1) = $2;", "q,r,v,~{memory}"(<32 x i32> %v7, <32 x i32>* undef, <32 x i32> undef) #2
ret void
}
declare <1024 x i1> @llvm.hexagon.V6.pred.scalar2.128B(i32) #1
declare <1024 x i1> @llvm.hexagon.V6.pred.not.128B(<1024 x i1>) #1
attributes #0 = { nounwind "target-cpu"="hexagonv60" "target-features"="+hvx,+hvx-double" }
attributes #1 = { nounwind readnone }
attributes #2 = { nounwind }