forked from OSchip/llvm-project
[mips] Mark standard encoded instructions as not being in MIPS16e
Mark standard encoded instructions and pseudo "standard encoded" as not being in MIPS16e by default. Patch by Simon Dardis. Differential revision: https://reviews.llvm.org/D48379 llvm-svn: 336893
This commit is contained in:
parent
d55ec633e6
commit
053ff54478
|
@ -120,7 +120,7 @@ class MipsInst<dag outs, dag ins, string asmstr, list<dag> pattern,
|
|||
class InstSE<dag outs, dag ins, string asmstr, list<dag> pattern,
|
||||
InstrItinClass itin, Format f, string opstr = ""> :
|
||||
MipsInst<outs, ins, asmstr, pattern, itin, f> {
|
||||
let EncodingPredicates = [HasStdEnc];
|
||||
let EncodingPredicates = [NotInMips16Mode];
|
||||
string BaseOpcode = opstr;
|
||||
string Arch;
|
||||
}
|
||||
|
@ -137,7 +137,7 @@ class MipsPseudo<dag outs, dag ins, list<dag> pattern,
|
|||
class PseudoSE<dag outs, dag ins, list<dag> pattern,
|
||||
InstrItinClass itin = IIPseudo> :
|
||||
MipsPseudo<outs, ins, pattern, itin> {
|
||||
let EncodingPredicates = [HasStdEnc];
|
||||
let EncodingPredicates = [NotInMips16Mode];
|
||||
}
|
||||
|
||||
// Pseudo-instructions for alternate assembly syntax (never used by codegen).
|
||||
|
|
|
@ -3752,7 +3752,7 @@ def SZ_V_PSEUDO : MSA_CBRANCH_PSEUDO_DESC_BASE<MipsVAnyZero, v16i8,
|
|||
|
||||
// Pseudoes used to implement transparent fp16 support.
|
||||
|
||||
let Predicates = [HasMSA] in {
|
||||
let ASEPredicate = [HasMSA] in {
|
||||
def ST_F16 : MipsPseudo<(outs), (ins MSA128F16:$ws, mem_simm10:$addr),
|
||||
[(store (f16 MSA128F16:$ws), (addrimm10:$addr))]> {
|
||||
let usesCustomInserter = 1;
|
||||
|
|
Loading…
Reference in New Issue