maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

[RISCV] Remove unused VM register class 

Nothing references this class today so it looks like some leftover.

Differential Revision: https://reviews.llvm.org/D91977
This commit is contained in:
Craig Topper 2020-11-23 14:17:06 -08:00
parent df9ae59928
commit 03dab46d7f
1 changed files with 0 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
llvm/lib/Target/RISCV/RISCVRegisterInfo.td
View File

@ -331,13 +331,6 @@ def VRM8 : RegisterClass<"RISCV", [nxv32i16, nxv16i32, nxv8i64], 64,
def VMaskVT : RegisterTypes<[nxv1i1, nxv2i1, nxv4i1, nxv8i1, nxv16i1, nxv32i1]>;
def VM : RegisterClass<"RISCV", VMaskVT.types, 64, (add
(sequence "V%u", 25, 31),
(sequence "V%u", 8, 24),
(sequence "V%u", 0, 7))> {
let Size = 64;
}
def VMV0 : RegisterClass<"RISCV", VMaskVT.types, 64, (add V0)> {
let Size = 64;
}