maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

[globalisel] Add comments indicating the operand order 

llvm-svn: 345769
This commit is contained in:
Daniel Sanders 2018-10-31 19:49:37 +00:00
parent 24a255d9aa
commit 03d603be9d
1 changed files with 7 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
llvm/include/llvm/Target/GenericOpcodes.td
View File

@ -649,6 +649,9 @@ def G_EXTRACT : GenericInstruction {
// Extract multiple registers specified size, starting from blocks given by
// indexes. This will almost certainly be mapped to sub-register COPYs after
// register banks have been selected.
// The output operands are always ordered from lowest bits to highest:
// %bits_0_7:(s8), %bits_8_15:(s8),
// %bits_16_23:(s8), %bits_24_31:(s8) = G_UNMERGE_VALUES %0:(s32)
def G_UNMERGE_VALUES : GenericInstruction {
let OutOperandList = (outs type0:$dst0, variable_ops);
let InOperandList = (ins type1:$src);
@ -662,7 +665,10 @@ def G_INSERT : GenericInstruction {
let hasSideEffects = 0;
}
/// Concatenate multiple registers of the same size into a wider register.
// Concatenate multiple registers of the same size into a wider register.
// The input operands are always ordered from lowest bits to highest:
// %0:(s32) = G_MERGE_VALUES %bits_0_7:(s8), %bits_8_15:(s8),
// %bits_16_23:(s8), %bits_24_31:(s8)
def G_MERGE_VALUES : GenericInstruction {
let OutOperandList = (outs type0:$dst);
let InOperandList = (ins type1:$src0, variable_ops);