maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

[OpenMP][AArch64] Fix compile with LLVM trunk. 

The code is currently using the ambiguous instruction
"sub sp, sp, w9, lsl #4". The ARM reference manual says this isn't
valid, and it's not clear whether it's supposed to mean uxtw or uxtx.

It doesn't matter which instruction we use here, since the high
bits of the operand are zero anyway, so I arbitrarily choose uxtw, to
preserve the register name.

See https://reviews.llvm.org/D60840 for the LLVM patch.

Differential Revision: https://reviews.llvm.org/D61770

llvm-svn: 360711
This commit is contained in:
Eli Friedman 2019-05-14 21:44:54 +00:00
parent c9dd299736
commit 025df3b827
1 changed files with 1 additions and 1 deletions
openmp/runtime/src
z_Linux_asm.S

2
openmp/runtime/src/z_Linux_asm.S
View File

@ -1243,7 +1243,7 @@ __tid = 8
orr w9, wzr, #1
add w9, w9, w3, lsr #1
sub sp, sp, w9, lsl #4
sub sp, sp, w9, uxtw #4
mov x11, sp
mov x8, x0