maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

Rename GRAD to GR32_AD, to follow the naming convention of other 

classes. And define its SubRegClassList.

llvm-svn: 77601
This commit is contained in:
Dan Gohman 2009-07-30 17:02:08 +00:00
parent 4e5a974c00
commit 013f007762
2 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
llvm/lib/Target/X86/X86ISelLowering.cpp
View File

@ -9110,7 +9110,7 @@ X86TargetLowering::getRegForInlineAsmConstraint(const std::string &Constraint,
// 'A' means EAX + EDX.
if (Constraint == "A") {
Res.first = X86::EAX;
Res.second = X86::GRADRegisterClass;
Res.second = X86::GR32_ADRegisterClass;
}
return Res;
}

4
llvm/lib/Target/X86/X86RegisterInfo.td
View File

@ -674,7 +674,9 @@ def GR64_NOREX_NOSP : RegisterClass<"X86", [i64], 64,
}
// A class to support the 'A' assembler constraint: EAX then EDX.
def GRAD : RegisterClass<"X86", [i32], 32, [EAX, EDX]>;
def GR32_AD : RegisterClass<"X86", [i32], 32, [EAX, EDX]> {
let SubRegClassList = [GR8_ABCD_L, GR8_ABCD_H, GR16_ABCD];
}
// Scalar SSE2 floating point registers.
def FR32 : RegisterClass<"X86", [f32], 32,