forked from OSchip/llvm-project
[SelectionDAG] Remove masked_gather/scatter from TargetSelectionDAG.td.
These aren't used in tree and the number of operands in the type profile is wrong. X86 uses its own ISD opcode and type profile after op legalization. llvm-svn: 340899
This commit is contained in:
parent
6b03f267b0
commit
01235a4033
|
@ -225,16 +225,6 @@ def SDTMaskedLoad: SDTypeProfile<1, 3, [ // masked load
|
|||
SDTCisSameNumEltsAs<0, 2>
|
||||
]>;
|
||||
|
||||
def SDTMaskedGather: SDTypeProfile<2, 3, [ // masked gather
|
||||
SDTCisVec<0>, SDTCisVec<1>, SDTCisSameAs<0, 2>, SDTCisSameAs<1, 3>,
|
||||
SDTCisPtrTy<4>, SDTCVecEltisVT<1, i1>, SDTCisSameNumEltsAs<0, 1>
|
||||
]>;
|
||||
|
||||
def SDTMaskedScatter: SDTypeProfile<1, 3, [ // masked scatter
|
||||
SDTCisVec<0>, SDTCisVec<1>, SDTCisSameAs<0, 2>, SDTCisSameNumEltsAs<0, 1>,
|
||||
SDTCVecEltisVT<0, i1>, SDTCisPtrTy<3>
|
||||
]>;
|
||||
|
||||
def SDTVecShuffle : SDTypeProfile<1, 2, [
|
||||
SDTCisSameAs<0, 1>, SDTCisSameAs<1, 2>
|
||||
]>;
|
||||
|
@ -510,10 +500,6 @@ def masked_store : SDNode<"ISD::MSTORE", SDTMaskedStore,
|
|||
[SDNPHasChain, SDNPMayStore, SDNPMemOperand]>;
|
||||
def masked_load : SDNode<"ISD::MLOAD", SDTMaskedLoad,
|
||||
[SDNPHasChain, SDNPMayLoad, SDNPMemOperand]>;
|
||||
def masked_scatter : SDNode<"ISD::MSCATTER", SDTMaskedScatter,
|
||||
[SDNPHasChain, SDNPMayStore, SDNPMemOperand]>;
|
||||
def masked_gather : SDNode<"ISD::MGATHER", SDTMaskedGather,
|
||||
[SDNPHasChain, SDNPMayLoad, SDNPMemOperand]>;
|
||||
|
||||
// Do not use ld, st directly. Use load, extload, sextload, zextload, store,
|
||||
// and truncst (see below).
|
||||
|
|
Loading…
Reference in New Issue