maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

revert r98270. 

llvm-svn: 98281
This commit is contained in:
Bill Wendling 2010-03-11 19:50:31 +00:00
parent 86838aafee
commit 00810c39da
2 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
llvm/lib/Target/X86/X86ISelLowering.cpp
View File

@ -2091,7 +2091,7 @@ X86TargetLowering::LowerCall(SDValue Chain, SDValue Callee,
// tailcall must happen after callee-saved registers are poped. // tailcall must happen after callee-saved registers are poped.
// FIXME: Give it a special register class that contains caller-saved // FIXME: Give it a special register class that contains caller-saved
// register instead? // register instead?
unsigned TCReg = Is64Bit ? X86::R11 : X86::ECX; unsigned TCReg = Is64Bit ? X86::R11 : X86::EAX;
Chain = DAG.getCopyToReg(Chain, dl, Chain = DAG.getCopyToReg(Chain, dl,
DAG.getRegister(TCReg, getPointerTy()), DAG.getRegister(TCReg, getPointerTy()),
Callee,InFlag); Callee,InFlag);
@ -2145,7 +2145,7 @@ X86TargetLowering::LowerCall(SDValue Chain, SDValue Callee,
} }
assert(((Callee.getOpcode() == ISD::Register && assert(((Callee.getOpcode() == ISD::Register &&
(cast<RegisterSDNode>(Callee)->getReg() == X86::ECX || (cast<RegisterSDNode>(Callee)->getReg() == X86::EAX ||
cast<RegisterSDNode>(Callee)->getReg() == X86::R11)) || cast<RegisterSDNode>(Callee)->getReg() == X86::R11)) ||
Callee.getOpcode() == ISD::TargetExternalSymbol || Callee.getOpcode() == ISD::TargetExternalSymbol ||
Callee.getOpcode() == ISD::TargetGlobalAddress) && Callee.getOpcode() == ISD::TargetGlobalAddress) &&

2
llvm/test/CodeGen/X86/tailcallfp2.ll
View File

@ -1,4 +1,4 @@
; RUN: llc < %s -march=x86 -tailcallopt | grep {jmp} | grep {\\*%ecx} ; RUN: llc < %s -march=x86 -tailcallopt | grep {jmp} | grep {\\*%eax}
declare i32 @putchar(i32) declare i32 @putchar(i32)