2018-04-10 22:55:14 +08:00
|
|
|
//===--------------------- DispatchStatistics.h -----------------*- C++ -*-===//
|
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
/// \file
|
|
|
|
///
|
|
|
|
/// This file implements a view that prints a few statistics related to the
|
|
|
|
/// dispatch logic. It collects and analyzes instruction dispatch events as
|
|
|
|
/// well as static/dynamic dispatch stall events.
|
|
|
|
///
|
|
|
|
/// Example:
|
|
|
|
/// ========
|
|
|
|
///
|
|
|
|
/// Dynamic Dispatch Stall Cycles:
|
|
|
|
/// RAT - Register unavailable: 0
|
|
|
|
/// RCU - Retire tokens unavailable: 0
|
|
|
|
/// SCHEDQ - Scheduler full: 42
|
|
|
|
/// LQ - Load queue full: 0
|
|
|
|
/// SQ - Store queue full: 0
|
|
|
|
/// GROUP - Static restrictions on the dispatch group: 0
|
|
|
|
///
|
|
|
|
///
|
|
|
|
/// Dispatch Logic - number of cycles where we saw N instructions dispatched:
|
|
|
|
/// [# dispatched], [# cycles]
|
|
|
|
/// 0, 15 (11.5%)
|
|
|
|
/// 2, 4 (3.1%)
|
|
|
|
///
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
#ifndef LLVM_TOOLS_LLVM_MCA_DISPATCHVIEW_H
|
|
|
|
#define LLVM_TOOLS_LLVM_MCA_DISPATCHVIEW_H
|
|
|
|
|
|
|
|
#include "View.h"
|
|
|
|
#include "llvm/ADT/DenseMap.h"
|
|
|
|
#include "llvm/ADT/SmallVector.h"
|
|
|
|
#include "llvm/MC/MCSubtargetInfo.h"
|
|
|
|
|
|
|
|
namespace mca {
|
|
|
|
|
|
|
|
class DispatchStatistics : public View {
|
|
|
|
unsigned NumDispatched;
|
|
|
|
unsigned NumCycles;
|
|
|
|
|
|
|
|
// Counts dispatch stall events caused by unavailability of resources. There
|
|
|
|
// is one counter for every generic stall kind (see class HWStallEvent).
|
|
|
|
llvm::SmallVector<unsigned, 8> HWStalls;
|
|
|
|
|
2018-04-11 20:31:44 +08:00
|
|
|
using Histogram = llvm::DenseMap<unsigned, unsigned>;
|
|
|
|
Histogram DispatchGroupSizePerCycle;
|
|
|
|
|
2018-04-10 22:55:14 +08:00
|
|
|
void updateHistograms() {
|
|
|
|
DispatchGroupSizePerCycle[NumDispatched]++;
|
|
|
|
NumDispatched = 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
void printDispatchHistogram(llvm::raw_ostream &OS) const;
|
|
|
|
|
|
|
|
void printDispatchStalls(llvm::raw_ostream &OS) const;
|
|
|
|
|
|
|
|
public:
|
2018-04-25 18:27:30 +08:00
|
|
|
DispatchStatistics()
|
|
|
|
: NumDispatched(0), NumCycles(0),
|
2018-04-10 22:55:14 +08:00
|
|
|
HWStalls(HWStallEvent::LastGenericEvent) {}
|
|
|
|
|
|
|
|
void onInstructionEvent(const HWInstructionEvent &Event) override;
|
|
|
|
|
2018-04-12 18:49:40 +08:00
|
|
|
void onCycleBegin() override { NumCycles++; }
|
2018-04-10 22:55:14 +08:00
|
|
|
|
2018-04-12 18:49:40 +08:00
|
|
|
void onCycleEnd() override { updateHistograms(); }
|
2018-04-10 22:55:14 +08:00
|
|
|
|
2018-04-11 20:31:44 +08:00
|
|
|
void onStallEvent(const HWStallEvent &Event) override;
|
2018-04-10 22:55:14 +08:00
|
|
|
|
|
|
|
void printView(llvm::raw_ostream &OS) const override {
|
|
|
|
printDispatchStalls(OS);
|
|
|
|
printDispatchHistogram(OS);
|
|
|
|
}
|
|
|
|
};
|
|
|
|
} // namespace mca
|
|
|
|
|
|
|
|
#endif
|