maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/MC/RISCV/rv64f-aliases-valid.s

28 lines
1.1 KiB
ArmAsm
Raw Normal View History

[RISCV] Enable emission of alias instructions by default This patch switches the default for -riscv-no-aliases to false and updates all affected MC and CodeGen tests. As recommended in D41071, MC tests use the canonical instructions and the CodeGen tests use the aliases. Additionally, for the f and d instructions with rounding mode, the tests for the aliased versions are moved and tightened such that they can actually detect if alias emission is enabled. (see D40902 for context) Differential Revision: https://reviews.llvm.org/D41225 Patch by Mario Werner. llvm-svn: 320797
2017-12-15 17:47:01 +08:00
# RUN: llvm-mc %s -triple=riscv64 -mattr=+f -riscv-no-aliases \
# RUN: | FileCheck -check-prefix=CHECK-INST %s
# RUN: llvm-mc %s -triple=riscv64 -mattr=+f \
# RUN: | FileCheck -check-prefix=CHECK-ALIAS %s
# RUN: llvm-mc -filetype=obj -triple riscv64 -mattr=+f < %s \
# RUN: | llvm-objdump -d -mattr=+f -riscv-no-aliases - \
# RUN: | FileCheck -check-prefix=CHECK-INST %s
# RUN: llvm-mc -filetype=obj -triple riscv64 -mattr=+f < %s \
# RUN: | llvm-objdump -d -mattr=+f - \
# RUN: | FileCheck -check-prefix=CHECK-ALIAS %s
##===----------------------------------------------------------------------===##
## Aliases which omit the rounding mode.
##===----------------------------------------------------------------------===##
# CHECK-INST: fcvt.l.s a0, ft0, dyn
# CHECK-ALIAS: fcvt.l.s a0, ft0{{[[:space:]]}}
fcvt.l.s a0, ft0
# CHECK-INST: fcvt.lu.s a1, ft1, dyn
# CHECK-ALIAS: fcvt.lu.s a1, ft1{{[[:space:]]}}
fcvt.lu.s a1, ft1
# CHECK-INST: fcvt.s.l ft2, a2, dyn
# CHECK-ALIAS: fcvt.s.l ft2, a2{{[[:space:]]}}
fcvt.s.l ft2, a2
# CHECK-INST: fcvt.s.lu ft3, a3, dyn
# CHECK-ALIAS: fcvt.s.lu ft3, a3{{[[:space:]]}}
fcvt.s.lu ft3, a3