2012-02-17 16:55:11 +08:00
|
|
|
//===-- MipsASMBackend.cpp - Mips Asm Backend ----------------------------===//
|
2011-11-12 06:58:42 +08:00
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//
|
|
|
|
// This file implements the MipsAsmBackend and MipsELFObjectWriter classes.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//
|
|
|
|
|
|
|
|
#include "MipsFixupKinds.h"
|
2011-10-01 05:04:02 +08:00
|
|
|
#include "MCTargetDesc/MipsMCTargetDesc.h"
|
2011-11-12 06:58:42 +08:00
|
|
|
#include "llvm/MC/MCAsmBackend.h"
|
2011-10-01 05:04:02 +08:00
|
|
|
#include "llvm/MC/MCAssembler.h"
|
2013-12-13 19:11:02 +08:00
|
|
|
#include "llvm/MC/MCContext.h"
|
2011-10-01 05:04:02 +08:00
|
|
|
#include "llvm/MC/MCDirectives.h"
|
|
|
|
#include "llvm/MC/MCELFObjectWriter.h"
|
2012-03-26 14:58:25 +08:00
|
|
|
#include "llvm/MC/MCFixupKindInfo.h"
|
2011-10-01 05:04:02 +08:00
|
|
|
#include "llvm/MC/MCObjectWriter.h"
|
|
|
|
#include "llvm/MC/MCSubtargetInfo.h"
|
|
|
|
#include "llvm/Support/ErrorHandling.h"
|
2013-12-13 19:11:02 +08:00
|
|
|
#include "llvm/Support/MathExtras.h"
|
2014-01-07 19:48:04 +08:00
|
|
|
#include "llvm/Support/raw_ostream.h"
|
2011-12-07 08:28:57 +08:00
|
|
|
|
2011-10-01 05:04:02 +08:00
|
|
|
using namespace llvm;
|
|
|
|
|
2011-12-07 08:28:57 +08:00
|
|
|
// Prepare value for the target space for it
|
2013-12-13 19:11:02 +08:00
|
|
|
static unsigned adjustFixupValue(const MCFixup &Fixup, uint64_t Value,
|
|
|
|
MCContext *Ctx = NULL) {
|
|
|
|
|
|
|
|
unsigned Kind = Fixup.getKind();
|
2011-11-12 06:58:42 +08:00
|
|
|
|
|
|
|
// Add/subtract and shift
|
|
|
|
switch (Kind) {
|
|
|
|
default:
|
2011-12-07 08:28:57 +08:00
|
|
|
return 0;
|
|
|
|
case FK_GPRel_4:
|
|
|
|
case FK_Data_4:
|
2012-08-07 08:01:14 +08:00
|
|
|
case FK_Data_8:
|
2011-12-07 08:28:57 +08:00
|
|
|
case Mips::fixup_Mips_LO16:
|
2013-01-09 03:01:28 +08:00
|
|
|
case Mips::fixup_Mips_GPREL16:
|
2012-06-28 06:48:25 +08:00
|
|
|
case Mips::fixup_Mips_GPOFF_HI:
|
|
|
|
case Mips::fixup_Mips_GPOFF_LO:
|
|
|
|
case Mips::fixup_Mips_GOT_PAGE:
|
|
|
|
case Mips::fixup_Mips_GOT_OFST:
|
2012-07-14 03:15:47 +08:00
|
|
|
case Mips::fixup_Mips_GOT_DISP:
|
2012-11-22 07:38:59 +08:00
|
|
|
case Mips::fixup_Mips_GOT_LO16:
|
|
|
|
case Mips::fixup_Mips_CALL_LO16:
|
2013-10-24 00:14:44 +08:00
|
|
|
case Mips::fixup_MICROMIPS_LO16:
|
|
|
|
case Mips::fixup_MICROMIPS_GOT_PAGE:
|
|
|
|
case Mips::fixup_MICROMIPS_GOT_OFST:
|
|
|
|
case Mips::fixup_MICROMIPS_GOT_DISP:
|
2011-11-12 06:58:42 +08:00
|
|
|
break;
|
|
|
|
case Mips::fixup_Mips_PC16:
|
|
|
|
// So far we are only using this type for branches.
|
|
|
|
// For branches we start 1 instruction after the branch
|
|
|
|
// so the displacement will be one instruction size less.
|
|
|
|
Value -= 4;
|
|
|
|
// The displacement is then divided by 4 to give us an 18 bit
|
2013-12-13 19:11:02 +08:00
|
|
|
// address range. Forcing a signed division because Value can be negative.
|
|
|
|
Value = (int64_t)Value / 4;
|
|
|
|
// We now check if Value can be encoded as a 16-bit signed immediate.
|
2013-12-18 01:10:00 +08:00
|
|
|
if (!isIntN(16, Value) && Ctx)
|
2013-12-13 19:11:02 +08:00
|
|
|
Ctx->FatalError(Fixup.getLoc(), "out of range PC16 fixup");
|
2011-11-12 06:58:42 +08:00
|
|
|
break;
|
|
|
|
case Mips::fixup_Mips_26:
|
|
|
|
// So far we are only using this type for jumps.
|
|
|
|
// The displacement is then divided by 4 to give us an 28 bit
|
|
|
|
// address range.
|
|
|
|
Value >>= 2;
|
|
|
|
break;
|
2011-11-24 06:18:04 +08:00
|
|
|
case Mips::fixup_Mips_HI16:
|
2011-12-07 08:28:57 +08:00
|
|
|
case Mips::fixup_Mips_GOT_Local:
|
2012-11-22 07:38:59 +08:00
|
|
|
case Mips::fixup_Mips_GOT_HI16:
|
|
|
|
case Mips::fixup_Mips_CALL_HI16:
|
2013-10-24 00:14:44 +08:00
|
|
|
case Mips::fixup_MICROMIPS_HI16:
|
2012-08-07 05:26:03 +08:00
|
|
|
// Get the 2nd 16-bits. Also add 1 if bit 15 is 1.
|
2012-03-27 09:50:08 +08:00
|
|
|
Value = ((Value + 0x8000) >> 16) & 0xffff;
|
2011-11-24 06:18:04 +08:00
|
|
|
break;
|
2012-08-07 05:26:03 +08:00
|
|
|
case Mips::fixup_Mips_HIGHER:
|
|
|
|
// Get the 3rd 16-bits.
|
|
|
|
Value = ((Value + 0x80008000LL) >> 32) & 0xffff;
|
|
|
|
break;
|
|
|
|
case Mips::fixup_Mips_HIGHEST:
|
|
|
|
// Get the 4th 16-bits.
|
|
|
|
Value = ((Value + 0x800080008000LL) >> 48) & 0xffff;
|
|
|
|
break;
|
2013-10-30 00:38:59 +08:00
|
|
|
case Mips::fixup_MICROMIPS_26_S1:
|
|
|
|
Value >>= 1;
|
|
|
|
break;
|
2013-11-04 22:53:22 +08:00
|
|
|
case Mips::fixup_MICROMIPS_PC16_S1:
|
|
|
|
Value -= 4;
|
2013-12-13 19:11:02 +08:00
|
|
|
// Forcing a signed division because Value can be negative.
|
|
|
|
Value = (int64_t)Value / 2;
|
|
|
|
// We now check if Value can be encoded as a 16-bit signed immediate.
|
2013-12-18 01:10:00 +08:00
|
|
|
if (!isIntN(16, Value) && Ctx)
|
2013-12-13 19:11:02 +08:00
|
|
|
Ctx->FatalError(Fixup.getLoc(), "out of range PC16 fixup");
|
2013-11-04 22:53:22 +08:00
|
|
|
break;
|
2011-11-12 06:58:42 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
return Value;
|
|
|
|
}
|
|
|
|
|
2011-10-01 05:04:02 +08:00
|
|
|
namespace {
|
|
|
|
class MipsAsmBackend : public MCAsmBackend {
|
2012-03-01 09:53:15 +08:00
|
|
|
Triple::OSType OSType;
|
|
|
|
bool IsLittle; // Big or little endian
|
2012-04-03 03:25:22 +08:00
|
|
|
bool Is64Bit; // 32 or 64 bit words
|
2012-03-01 09:53:15 +08:00
|
|
|
|
2011-10-01 05:04:02 +08:00
|
|
|
public:
|
2012-04-03 03:25:22 +08:00
|
|
|
MipsAsmBackend(const Target &T, Triple::OSType _OSType,
|
|
|
|
bool _isLittle, bool _is64Bit)
|
|
|
|
:MCAsmBackend(), OSType(_OSType), IsLittle(_isLittle), Is64Bit(_is64Bit) {}
|
2012-03-01 09:53:15 +08:00
|
|
|
|
|
|
|
MCObjectWriter *createObjectWriter(raw_ostream &OS) const {
|
2012-07-03 04:04:43 +08:00
|
|
|
return createMipsELFObjectWriter(OS,
|
|
|
|
MCELFObjectTargetWriter::getOSABI(OSType), IsLittle, Is64Bit);
|
2012-03-01 09:53:15 +08:00
|
|
|
}
|
2011-10-01 05:23:45 +08:00
|
|
|
|
2012-09-14 22:57:36 +08:00
|
|
|
/// ApplyFixup - Apply the \p Value for given \p Fixup into the provided
|
2011-10-01 05:23:45 +08:00
|
|
|
/// data fragment, at the offset specified by the fixup and following the
|
|
|
|
/// fixup kind as appropriate.
|
2012-01-19 02:52:16 +08:00
|
|
|
void applyFixup(const MCFixup &Fixup, char *Data, unsigned DataSize,
|
2011-10-01 05:23:45 +08:00
|
|
|
uint64_t Value) const {
|
2011-12-07 08:28:57 +08:00
|
|
|
MCFixupKind Kind = Fixup.getKind();
|
2013-12-13 19:11:02 +08:00
|
|
|
Value = adjustFixupValue(Fixup, Value);
|
2011-11-12 06:58:42 +08:00
|
|
|
|
2012-04-17 02:00:19 +08:00
|
|
|
if (!Value)
|
2011-12-07 08:28:57 +08:00
|
|
|
return; // Doesn't change encoding.
|
2011-11-12 06:58:42 +08:00
|
|
|
|
2012-03-21 08:52:01 +08:00
|
|
|
// Where do we start in the object
|
2011-11-12 06:58:42 +08:00
|
|
|
unsigned Offset = Fixup.getOffset();
|
2012-03-21 08:52:01 +08:00
|
|
|
// Number of bytes we need to fixup
|
|
|
|
unsigned NumBytes = (getFixupKindInfo(Kind).TargetSize + 7) / 8;
|
|
|
|
// Used to point to big endian bytes
|
|
|
|
unsigned FullSize;
|
|
|
|
|
2012-03-21 10:28:53 +08:00
|
|
|
switch ((unsigned)Kind) {
|
2012-03-21 08:52:01 +08:00
|
|
|
case Mips::fixup_Mips_16:
|
|
|
|
FullSize = 2;
|
|
|
|
break;
|
|
|
|
case Mips::fixup_Mips_64:
|
|
|
|
FullSize = 8;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
FullSize = 4;
|
|
|
|
break;
|
|
|
|
}
|
2011-12-07 08:28:57 +08:00
|
|
|
|
|
|
|
// Grab current value, if any, from bits.
|
|
|
|
uint64_t CurVal = 0;
|
|
|
|
|
2012-03-21 08:52:01 +08:00
|
|
|
for (unsigned i = 0; i != NumBytes; ++i) {
|
|
|
|
unsigned Idx = IsLittle ? i : (FullSize - 1 - i);
|
|
|
|
CurVal |= (uint64_t)((uint8_t)Data[Offset + Idx]) << (i*8);
|
|
|
|
}
|
|
|
|
|
2012-06-15 05:10:56 +08:00
|
|
|
uint64_t Mask = ((uint64_t)(-1) >>
|
|
|
|
(64 - getFixupKindInfo(Kind).TargetSize));
|
2012-04-17 02:00:19 +08:00
|
|
|
CurVal |= Value & Mask;
|
2011-12-07 08:28:57 +08:00
|
|
|
|
2012-03-21 08:52:01 +08:00
|
|
|
// Write out the fixed up bytes back to the code/data bits.
|
2011-12-07 08:28:57 +08:00
|
|
|
for (unsigned i = 0; i != NumBytes; ++i) {
|
2012-03-21 08:52:01 +08:00
|
|
|
unsigned Idx = IsLittle ? i : (FullSize - 1 - i);
|
|
|
|
Data[Offset + Idx] = (uint8_t)((CurVal >> (i*8)) & 0xff);
|
2011-11-12 06:58:42 +08:00
|
|
|
}
|
2012-03-21 08:52:01 +08:00
|
|
|
}
|
2011-11-12 06:58:42 +08:00
|
|
|
|
|
|
|
unsigned getNumFixupKinds() const { return Mips::NumTargetFixupKinds; }
|
|
|
|
|
|
|
|
const MCFixupKindInfo &getFixupKindInfo(MCFixupKind Kind) const {
|
|
|
|
const static MCFixupKindInfo Infos[Mips::NumTargetFixupKinds] = {
|
2011-12-07 08:28:57 +08:00
|
|
|
// This table *must* be in same the order of fixup_* kinds in
|
2011-11-12 06:58:42 +08:00
|
|
|
// MipsFixupKinds.h.
|
|
|
|
//
|
|
|
|
// name offset bits flags
|
|
|
|
{ "fixup_Mips_16", 0, 16, 0 },
|
|
|
|
{ "fixup_Mips_32", 0, 32, 0 },
|
|
|
|
{ "fixup_Mips_REL32", 0, 32, 0 },
|
|
|
|
{ "fixup_Mips_26", 0, 26, 0 },
|
|
|
|
{ "fixup_Mips_HI16", 0, 16, 0 },
|
|
|
|
{ "fixup_Mips_LO16", 0, 16, 0 },
|
|
|
|
{ "fixup_Mips_GPREL16", 0, 16, 0 },
|
|
|
|
{ "fixup_Mips_LITERAL", 0, 16, 0 },
|
2011-12-07 08:28:57 +08:00
|
|
|
{ "fixup_Mips_GOT_Global", 0, 16, 0 },
|
|
|
|
{ "fixup_Mips_GOT_Local", 0, 16, 0 },
|
2011-11-12 06:58:42 +08:00
|
|
|
{ "fixup_Mips_PC16", 0, 16, MCFixupKindInfo::FKF_IsPCRel },
|
|
|
|
{ "fixup_Mips_CALL16", 0, 16, 0 },
|
|
|
|
{ "fixup_Mips_GPREL32", 0, 32, 0 },
|
|
|
|
{ "fixup_Mips_SHIFT5", 6, 5, 0 },
|
|
|
|
{ "fixup_Mips_SHIFT6", 6, 5, 0 },
|
|
|
|
{ "fixup_Mips_64", 0, 64, 0 },
|
|
|
|
{ "fixup_Mips_TLSGD", 0, 16, 0 },
|
|
|
|
{ "fixup_Mips_GOTTPREL", 0, 16, 0 },
|
|
|
|
{ "fixup_Mips_TPREL_HI", 0, 16, 0 },
|
|
|
|
{ "fixup_Mips_TPREL_LO", 0, 16, 0 },
|
2011-12-22 09:05:17 +08:00
|
|
|
{ "fixup_Mips_TLSLDM", 0, 16, 0 },
|
|
|
|
{ "fixup_Mips_DTPREL_HI", 0, 16, 0 },
|
|
|
|
{ "fixup_Mips_DTPREL_LO", 0, 16, 0 },
|
2012-06-28 06:48:25 +08:00
|
|
|
{ "fixup_Mips_Branch_PCRel", 0, 16, MCFixupKindInfo::FKF_IsPCRel },
|
|
|
|
{ "fixup_Mips_GPOFF_HI", 0, 16, 0 },
|
|
|
|
{ "fixup_Mips_GPOFF_LO", 0, 16, 0 },
|
|
|
|
{ "fixup_Mips_GOT_PAGE", 0, 16, 0 },
|
2012-07-14 03:15:47 +08:00
|
|
|
{ "fixup_Mips_GOT_OFST", 0, 16, 0 },
|
2012-08-07 05:26:03 +08:00
|
|
|
{ "fixup_Mips_GOT_DISP", 0, 16, 0 },
|
|
|
|
{ "fixup_Mips_HIGHER", 0, 16, 0 },
|
2012-11-22 07:38:59 +08:00
|
|
|
{ "fixup_Mips_HIGHEST", 0, 16, 0 },
|
|
|
|
{ "fixup_Mips_GOT_HI16", 0, 16, 0 },
|
|
|
|
{ "fixup_Mips_GOT_LO16", 0, 16, 0 },
|
|
|
|
{ "fixup_Mips_CALL_HI16", 0, 16, 0 },
|
2013-10-24 00:14:44 +08:00
|
|
|
{ "fixup_Mips_CALL_LO16", 0, 16, 0 },
|
2013-10-30 00:38:59 +08:00
|
|
|
{ "fixup_MICROMIPS_26_S1", 0, 26, 0 },
|
2013-10-24 00:14:44 +08:00
|
|
|
{ "fixup_MICROMIPS_HI16", 0, 16, 0 },
|
|
|
|
{ "fixup_MICROMIPS_LO16", 0, 16, 0 },
|
|
|
|
{ "fixup_MICROMIPS_GOT16", 0, 16, 0 },
|
2013-11-04 22:53:22 +08:00
|
|
|
{ "fixup_MICROMIPS_PC16_S1", 0, 16, MCFixupKindInfo::FKF_IsPCRel },
|
2013-10-24 00:14:44 +08:00
|
|
|
{ "fixup_MICROMIPS_CALL16", 0, 16, 0 },
|
|
|
|
{ "fixup_MICROMIPS_GOT_DISP", 0, 16, 0 },
|
|
|
|
{ "fixup_MICROMIPS_GOT_PAGE", 0, 16, 0 },
|
|
|
|
{ "fixup_MICROMIPS_GOT_OFST", 0, 16, 0 },
|
2013-12-20 00:02:32 +08:00
|
|
|
{ "fixup_MICROMIPS_TLS_GD", 0, 16, 0 },
|
|
|
|
{ "fixup_MICROMIPS_TLS_LDM", 0, 16, 0 },
|
2013-10-24 00:14:44 +08:00
|
|
|
{ "fixup_MICROMIPS_TLS_DTPREL_HI16", 0, 16, 0 },
|
|
|
|
{ "fixup_MICROMIPS_TLS_DTPREL_LO16", 0, 16, 0 },
|
|
|
|
{ "fixup_MICROMIPS_TLS_TPREL_HI16", 0, 16, 0 },
|
|
|
|
{ "fixup_MICROMIPS_TLS_TPREL_LO16", 0, 16, 0 }
|
2011-11-12 06:58:42 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
if (Kind < FirstTargetFixupKind)
|
|
|
|
return MCAsmBackend::getFixupKindInfo(Kind);
|
|
|
|
|
|
|
|
assert(unsigned(Kind - FirstTargetFixupKind) < getNumFixupKinds() &&
|
|
|
|
"Invalid kind!");
|
|
|
|
return Infos[Kind - FirstTargetFixupKind];
|
2011-10-01 05:23:45 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
/// @name Target Relaxation Interfaces
|
|
|
|
/// @{
|
|
|
|
|
|
|
|
/// MayNeedRelaxation - Check whether the given instruction may need
|
|
|
|
/// relaxation.
|
|
|
|
///
|
|
|
|
/// \param Inst - The instruction to test.
|
2012-01-19 02:52:16 +08:00
|
|
|
bool mayNeedRelaxation(const MCInst &Inst) const {
|
2011-10-01 05:23:45 +08:00
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2011-12-06 08:47:03 +08:00
|
|
|
/// fixupNeedsRelaxation - Target specific predicate for whether a given
|
|
|
|
/// fixup requires the associated instruction to be relaxed.
|
|
|
|
bool fixupNeedsRelaxation(const MCFixup &Fixup,
|
|
|
|
uint64_t Value,
|
2013-01-08 08:22:56 +08:00
|
|
|
const MCRelaxableFragment *DF,
|
2011-12-06 08:47:03 +08:00
|
|
|
const MCAsmLayout &Layout) const {
|
|
|
|
// FIXME.
|
|
|
|
assert(0 && "RelaxInstruction() unimplemented");
|
2011-12-06 09:48:32 +08:00
|
|
|
return false;
|
2011-12-06 08:47:03 +08:00
|
|
|
}
|
|
|
|
|
2011-11-12 06:58:42 +08:00
|
|
|
/// RelaxInstruction - Relax the instruction in the given fragment
|
|
|
|
/// to the next wider instruction.
|
2011-10-01 05:23:45 +08:00
|
|
|
///
|
2011-11-12 06:58:42 +08:00
|
|
|
/// \param Inst - The instruction to relax, which may be the same
|
|
|
|
/// as the output.
|
2012-09-13 00:59:47 +08:00
|
|
|
/// \param [out] Res On return, the relaxed instruction.
|
2012-01-19 02:52:16 +08:00
|
|
|
void relaxInstruction(const MCInst &Inst, MCInst &Res) const {
|
2011-10-01 05:23:45 +08:00
|
|
|
}
|
2012-02-28 15:46:26 +08:00
|
|
|
|
2011-10-01 05:23:45 +08:00
|
|
|
/// @}
|
|
|
|
|
2011-11-12 06:58:42 +08:00
|
|
|
/// WriteNopData - Write an (optimal) nop sequence of Count bytes
|
|
|
|
/// to the given output. If the target cannot generate such a sequence,
|
|
|
|
/// it should return an error.
|
2011-10-01 05:23:45 +08:00
|
|
|
///
|
|
|
|
/// \return - True on success.
|
2012-01-19 02:52:16 +08:00
|
|
|
bool writeNopData(uint64_t Count, MCObjectWriter *OW) const {
|
2012-07-12 06:17:39 +08:00
|
|
|
// Check for a less than instruction size number of bytes
|
|
|
|
// FIXME: 16 bit instructions are not handled yet here.
|
|
|
|
// We shouldn't be using a hard coded number for instruction size.
|
|
|
|
if (Count % 4) return false;
|
|
|
|
|
|
|
|
uint64_t NumNops = Count / 4;
|
|
|
|
for (uint64_t i = 0; i != NumNops; ++i)
|
|
|
|
OW->Write32(0);
|
2011-11-12 06:58:42 +08:00
|
|
|
return true;
|
2011-10-01 05:23:45 +08:00
|
|
|
}
|
2013-12-13 19:11:02 +08:00
|
|
|
|
|
|
|
/// processFixupValue - Target hook to process the literal value of a fixup
|
|
|
|
/// if necessary.
|
|
|
|
void processFixupValue(const MCAssembler &Asm, const MCAsmLayout &Layout,
|
|
|
|
const MCFixup &Fixup, const MCFragment *DF,
|
|
|
|
MCValue &Target, uint64_t &Value,
|
|
|
|
bool &IsResolved) {
|
|
|
|
// At this point we'll ignore the value returned by adjustFixupValue as
|
|
|
|
// we are only checking if the fixup can be applied correctly. We have
|
|
|
|
// access to MCContext from here which allows us to report a fatal error
|
|
|
|
// with *possibly* a source code location.
|
|
|
|
(void)adjustFixupValue(Fixup, Value, &Asm.getContext());
|
|
|
|
}
|
|
|
|
|
2012-04-03 03:25:22 +08:00
|
|
|
}; // class MipsAsmBackend
|
2011-10-01 05:04:02 +08:00
|
|
|
|
2011-11-12 06:58:42 +08:00
|
|
|
} // namespace
|
2011-10-01 05:23:45 +08:00
|
|
|
|
2012-03-01 09:53:15 +08:00
|
|
|
// MCAsmBackend
|
2013-09-09 10:37:14 +08:00
|
|
|
MCAsmBackend *llvm::createMipsAsmBackendEL32(const Target &T,
|
|
|
|
const MCRegisterInfo &MRI,
|
|
|
|
StringRef TT,
|
2012-09-19 00:08:49 +08:00
|
|
|
StringRef CPU) {
|
2012-03-01 09:53:15 +08:00
|
|
|
return new MipsAsmBackend(T, Triple(TT).getOS(),
|
2012-04-03 03:25:22 +08:00
|
|
|
/*IsLittle*/true, /*Is64Bit*/false);
|
2012-01-11 12:04:14 +08:00
|
|
|
}
|
2011-10-01 05:23:45 +08:00
|
|
|
|
2013-09-09 10:37:14 +08:00
|
|
|
MCAsmBackend *llvm::createMipsAsmBackendEB32(const Target &T,
|
|
|
|
const MCRegisterInfo &MRI,
|
|
|
|
StringRef TT,
|
2012-09-19 00:08:49 +08:00
|
|
|
StringRef CPU) {
|
2012-03-01 09:53:15 +08:00
|
|
|
return new MipsAsmBackend(T, Triple(TT).getOS(),
|
2012-04-03 03:25:22 +08:00
|
|
|
/*IsLittle*/false, /*Is64Bit*/false);
|
2011-10-01 05:23:45 +08:00
|
|
|
}
|
2012-04-03 03:25:22 +08:00
|
|
|
|
2013-09-09 10:37:14 +08:00
|
|
|
MCAsmBackend *llvm::createMipsAsmBackendEL64(const Target &T,
|
|
|
|
const MCRegisterInfo &MRI,
|
|
|
|
StringRef TT,
|
2012-09-19 00:08:49 +08:00
|
|
|
StringRef CPU) {
|
2012-04-03 03:25:22 +08:00
|
|
|
return new MipsAsmBackend(T, Triple(TT).getOS(),
|
|
|
|
/*IsLittle*/true, /*Is64Bit*/true);
|
|
|
|
}
|
|
|
|
|
2013-09-09 10:37:14 +08:00
|
|
|
MCAsmBackend *llvm::createMipsAsmBackendEB64(const Target &T,
|
|
|
|
const MCRegisterInfo &MRI,
|
|
|
|
StringRef TT,
|
2012-09-19 00:08:49 +08:00
|
|
|
StringRef CPU) {
|
2012-04-03 03:25:22 +08:00
|
|
|
return new MipsAsmBackend(T, Triple(TT).getOS(),
|
|
|
|
/*IsLittle*/false, /*Is64Bit*/true);
|
|
|
|
}
|
|
|
|
|