maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/CodeGen/PowerPC/ppc64-prefetch.ll

35 lines
729 B
LLVM
Raw Normal View History

Enable prefetch generation on PPC64. llvm-svn: 153851
2012-04-02 04:08:17 +08:00
target datalayout = "E-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v128:128:128-n32:64"
target triple = "powerpc64-unknown-linux-gnu"
[PowerPC] Add support for dcbtst and icbt (prefetch) Adds code generation support for dcbtst (data cache prefetch for write) and icbt (instruction cache prefetch for read - Book E cores only). We still end up with a 'cannot select' error for the non-supported prefetch intrinsic forms. This will be fixed in a later commit. Fixes PR20692. llvm-svn: 216339
2014-08-24 07:21:04 +08:00
; RUN: llc -mcpu=a2 < %s | FileCheck %s
Enable prefetch generation on PPC64. llvm-svn: 153851
2012-04-02 04:08:17 +08:00
define void @test1(i8* %a, ...) nounwind {
entry:
call void @llvm.prefetch(i8* %a, i32 0, i32 3, i32 1)
ret void
[PowerPC] Add support for dcbtst and icbt (prefetch) Adds code generation support for dcbtst (data cache prefetch for write) and icbt (instruction cache prefetch for read - Book E cores only). We still end up with a 'cannot select' error for the non-supported prefetch intrinsic forms. This will be fixed in a later commit. Fixes PR20692. llvm-svn: 216339
2014-08-24 07:21:04 +08:00
; CHECK-LABEL: @test1
; CHECK: dcbt
Enable prefetch generation on PPC64. llvm-svn: 153851
2012-04-02 04:08:17 +08:00
}
declare void @llvm.prefetch(i8*, i32, i32, i32)
[PowerPC] Add support for dcbtst and icbt (prefetch) Adds code generation support for dcbtst (data cache prefetch for write) and icbt (instruction cache prefetch for read - Book E cores only). We still end up with a 'cannot select' error for the non-supported prefetch intrinsic forms. This will be fixed in a later commit. Fixes PR20692. llvm-svn: 216339
2014-08-24 07:21:04 +08:00
define void @test2(i8* %a, ...) nounwind {
entry:
call void @llvm.prefetch(i8* %a, i32 1, i32 3, i32 1)
ret void
; CHECK-LABEL: @test2
; CHECK: dcbtst
}
define void @test3(i8* %a, ...) nounwind {
entry:
call void @llvm.prefetch(i8* %a, i32 0, i32 3, i32 0)
ret void
; CHECK-LABEL: @test3
; CHECK: icbt
}
Enable prefetch generation on PPC64. llvm-svn: 153851
2012-04-02 04:08:17 +08:00