2017-02-11 20:23:22 +08:00
|
|
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
2017-11-22 05:05:21 +08:00
|
|
|
; RUN: llc < %s -disable-peephole -mtriple=x86_64-unknown -mattr=+sse2,+pclmul | FileCheck %s --check-prefix=SSE
|
|
|
|
; RUN: llc < %s -disable-peephole -mtriple=x86_64-unknown -mattr=+avx2,+pclmul | FileCheck %s --check-prefix=AVX
|
|
|
|
; RUN: llc < %s -disable-peephole -mtriple=x86_64-unknown -mattr=+avx512vl,+vpclmulqdq | FileCheck %s --check-prefix=AVX
|
2015-01-27 06:00:18 +08:00
|
|
|
|
|
|
|
declare <2 x i64> @llvm.x86.pclmulqdq(<2 x i64>, <2 x i64>, i8) nounwind readnone
|
|
|
|
|
|
|
|
define <2 x i64> @commute_lq_lq(<2 x i64>* %a0, <2 x i64> %a1) #0 {
|
2017-02-11 20:23:22 +08:00
|
|
|
; SSE-LABEL: commute_lq_lq:
|
2017-12-05 01:18:51 +08:00
|
|
|
; SSE: # %bb.0:
|
2017-02-11 20:23:22 +08:00
|
|
|
; SSE-NEXT: pclmulqdq $0, (%rdi), %xmm0
|
|
|
|
; SSE-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX-LABEL: commute_lq_lq:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX: # %bb.0:
|
2017-02-11 20:23:22 +08:00
|
|
|
; AVX-NEXT: vpclmulqdq $0, (%rdi), %xmm0, %xmm0
|
|
|
|
; AVX-NEXT: retq
|
2015-02-28 05:17:42 +08:00
|
|
|
%1 = load <2 x i64>, <2 x i64>* %a0
|
2015-01-27 06:00:18 +08:00
|
|
|
%2 = call <2 x i64> @llvm.x86.pclmulqdq(<2 x i64> %1, <2 x i64> %a1, i8 0)
|
|
|
|
ret <2 x i64> %2
|
|
|
|
}
|
|
|
|
|
|
|
|
define <2 x i64> @commute_lq_hq(<2 x i64>* %a0, <2 x i64> %a1) #0 {
|
2017-02-11 20:23:22 +08:00
|
|
|
; SSE-LABEL: commute_lq_hq:
|
2017-12-05 01:18:51 +08:00
|
|
|
; SSE: # %bb.0:
|
2017-02-11 20:23:22 +08:00
|
|
|
; SSE-NEXT: pclmulqdq $1, (%rdi), %xmm0
|
|
|
|
; SSE-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX-LABEL: commute_lq_hq:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX: # %bb.0:
|
2017-02-11 20:23:22 +08:00
|
|
|
; AVX-NEXT: vpclmulqdq $1, (%rdi), %xmm0, %xmm0
|
|
|
|
; AVX-NEXT: retq
|
2015-02-28 05:17:42 +08:00
|
|
|
%1 = load <2 x i64>, <2 x i64>* %a0
|
2015-01-27 06:00:18 +08:00
|
|
|
%2 = call <2 x i64> @llvm.x86.pclmulqdq(<2 x i64> %1, <2 x i64> %a1, i8 16)
|
|
|
|
ret <2 x i64> %2
|
|
|
|
}
|
|
|
|
|
|
|
|
define <2 x i64> @commute_hq_lq(<2 x i64>* %a0, <2 x i64> %a1) #0 {
|
2017-02-11 20:23:22 +08:00
|
|
|
; SSE-LABEL: commute_hq_lq:
|
2017-12-05 01:18:51 +08:00
|
|
|
; SSE: # %bb.0:
|
2017-02-11 20:23:22 +08:00
|
|
|
; SSE-NEXT: pclmulqdq $16, (%rdi), %xmm0
|
|
|
|
; SSE-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX-LABEL: commute_hq_lq:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX: # %bb.0:
|
2017-02-11 20:23:22 +08:00
|
|
|
; AVX-NEXT: vpclmulqdq $16, (%rdi), %xmm0, %xmm0
|
|
|
|
; AVX-NEXT: retq
|
2015-02-28 05:17:42 +08:00
|
|
|
%1 = load <2 x i64>, <2 x i64>* %a0
|
2015-01-27 06:00:18 +08:00
|
|
|
%2 = call <2 x i64> @llvm.x86.pclmulqdq(<2 x i64> %1, <2 x i64> %a1, i8 1)
|
|
|
|
ret <2 x i64> %2
|
|
|
|
}
|
|
|
|
|
|
|
|
define <2 x i64> @commute_hq_hq(<2 x i64>* %a0, <2 x i64> %a1) #0 {
|
2017-02-11 20:23:22 +08:00
|
|
|
; SSE-LABEL: commute_hq_hq:
|
2017-12-05 01:18:51 +08:00
|
|
|
; SSE: # %bb.0:
|
2017-02-11 20:23:22 +08:00
|
|
|
; SSE-NEXT: pclmulqdq $17, (%rdi), %xmm0
|
|
|
|
; SSE-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX-LABEL: commute_hq_hq:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX: # %bb.0:
|
2017-02-11 20:23:22 +08:00
|
|
|
; AVX-NEXT: vpclmulqdq $17, (%rdi), %xmm0, %xmm0
|
|
|
|
; AVX-NEXT: retq
|
2015-02-28 05:17:42 +08:00
|
|
|
%1 = load <2 x i64>, <2 x i64>* %a0
|
2015-01-27 06:00:18 +08:00
|
|
|
%2 = call <2 x i64> @llvm.x86.pclmulqdq(<2 x i64> %1, <2 x i64> %a1, i8 17)
|
|
|
|
ret <2 x i64> %2
|
|
|
|
}
|