2014-07-15 08:00:35 +08:00
|
|
|
{
|
|
|
|
"context" : "[n] -> { : n >= -2147483648 and n <= 2147483647 }",
|
|
|
|
"name" : "for.cond => for.end10",
|
|
|
|
"statements" : [
|
|
|
|
{
|
|
|
|
"accesses" : [
|
|
|
|
{
|
|
|
|
"kind" : "read",
|
|
|
|
"relation" : "[n] -> { Stmt_S0[i0] -> MemRef_A[0] }"
|
|
|
|
},
|
|
|
|
{
|
|
|
|
"kind" : "write",
|
|
|
|
"relation" : "[n] -> { Stmt_S0[i0] -> MemRef_A[0] }"
|
|
|
|
}
|
|
|
|
],
|
|
|
|
"domain" : "[n] -> { Stmt_S0[i0] : i0 >= 0 and i0 <= -1 + 2n and n >= 1 }",
|
|
|
|
"name" : "Stmt_S0",
|
2015-02-02 21:45:54 +08:00
|
|
|
"schedule" : "[n] -> { Stmt_S0[i0] -> [0, i0, 0]: i0 % 2 = 0; Stmt_S0[i0] -> [2, i0, 0]: i0 % 2 = 1 }"
|
2014-07-15 08:00:35 +08:00
|
|
|
},
|
|
|
|
{
|
|
|
|
"accesses" : [
|
|
|
|
{
|
|
|
|
"kind" : "write",
|
|
|
|
"relation" : "[n] -> { Stmt_S1[i0] -> MemRef_A[1 + i0] }"
|
|
|
|
}
|
|
|
|
],
|
|
|
|
"domain" : "[n] -> { Stmt_S1[i0] : i0 >= 0 and i0 <= -1 + 2n and n >= 1 }",
|
|
|
|
"name" : "Stmt_S1",
|
2015-02-02 21:45:54 +08:00
|
|
|
"schedule" : "[n] -> { Stmt_S1[i0] -> [1, i0, 0] }"
|
2014-07-15 08:00:35 +08:00
|
|
|
}
|
|
|
|
]
|
|
|
|
}
|