maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/CodeGen/X86/i386-tlscall-fastregalloc.ll

Ignoring revisions in .git-blame-ignore-revs. Click here to bypass and see the normal blame view.

32 lines
1018 B
LLVM
Raw Normal View History

[RegAllocFast] Properly track the physical register definitions on calls. PR26485 llvm-svn: 261384
2016-02-20 08:32:29 +08:00
; RUN: llc %s -o - -O0 -regalloc=fast | FileCheck %s
target datalayout = "e-m:o-p:32:32-f64:32:64-f80:128-n8:16:32-S128"
target triple = "i386-apple-macosx10.10"
@c = external global i8, align 1
@p = thread_local global i8* null, align 4
; Check that regalloc fast correctly preserves EAX that is set by the TLS call
; until the actual use.
; PR26485.
;
; CHECK-LABEL: f:
[X86] Fix the lowering of TLS calls. The callseq_end node must be glued with the TLS calls, otherwise, the generic code will miss the uses of the returned value and will mark it dead. Moreover, TLSCall 64-bit pseudo must not set an implicit-use on RDI, the pseudo uses the symbol address at this point not RDI and the lowering will do the right thing. llvm-svn: 267797
2016-04-28 05:37:37 +08:00
; Get c.
; C is spilled because of the scheduling of the instructions,
; but a smarter regalloc wouldn't have spilled it.
; CHECK: movl L_c{{[^,]*}}, [[C_ADDR:%[a-z]+]]
; CHECK-NEXT: movl [[C_ADDR]], [[C_SPILLED:[0-8]+\(%esp\)]]
[RegAllocFast] Properly track the physical register definitions on calls. PR26485 llvm-svn: 261384
2016-02-20 08:32:29 +08:00
; Get p.
[X86] Fix the lowering of TLS calls. The callseq_end node must be glued with the TLS calls, otherwise, the generic code will miss the uses of the returned value and will mark it dead. Moreover, TLSCall 64-bit pseudo must not set an implicit-use on RDI, the pseudo uses the symbol address at this point not RDI and the lowering will do the right thing. llvm-svn: 267797
2016-04-28 05:37:37 +08:00
; CHECK-NEXT: movl _p@{{[0-9a-zA-Z]+}}, [[P_ADDR:%[a-z]+]]
[RegAllocFast] Properly track the physical register definitions on calls. PR26485 llvm-svn: 261384
2016-02-20 08:32:29 +08:00
; CHECK-NEXT: calll *([[P_ADDR]])
; At this point eax contiains the address of p.
; Load c address.
; Make sure we do not clobber eax.
[X86] Fix the lowering of TLS calls. The callseq_end node must be glued with the TLS calls, otherwise, the generic code will miss the uses of the returned value and will mark it dead. Moreover, TLSCall 64-bit pseudo must not set an implicit-use on RDI, the pseudo uses the symbol address at this point not RDI and the lowering will do the right thing. llvm-svn: 267797
2016-04-28 05:37:37 +08:00
; CHECK-NEXT: movl [[C_SPILLED]], [[C_ADDR_RELOADED:%e[b-z]x+]]
[RegAllocFast] Properly track the physical register definitions on calls. PR26485 llvm-svn: 261384
2016-02-20 08:32:29 +08:00
; Store c address into p.
[X86] Fix the lowering of TLS calls. The callseq_end node must be glued with the TLS calls, otherwise, the generic code will miss the uses of the returned value and will mark it dead. Moreover, TLSCall 64-bit pseudo must not set an implicit-use on RDI, the pseudo uses the symbol address at this point not RDI and the lowering will do the right thing. llvm-svn: 267797
2016-04-28 05:37:37 +08:00
; CHECK-NEXT: movl [[C_ADDR_RELOADED]], (%eax)
[RegAllocFast] Properly track the physical register definitions on calls. PR26485 llvm-svn: 261384
2016-02-20 08:32:29 +08:00
define void @f() #0 {
entry:
store i8* @c, i8** @p, align 4
ret void
}