forked from OSchip/llvm-project
55 lines
2.0 KiB
LLVM
55 lines
2.0 KiB
LLVM
|
; RUN: llc -march=amdgcn -verify-machineinstrs < %s | FileCheck -check-prefix=GCN %s
|
||
|
|
; RUN: llc -march=amdgcn -mcpu=tonga -verify-machineinstrs < %s | FileCheck -check-prefix=GCN %s
|
||
|
|
|
||
|
|
declare i32 @llvm.amdgcn.sffbh.i32(i32) #1
|
||
|
|
declare i32 @llvm.AMDGPU.flbit.i32(i32) #1
|
||
|
|
|
||
|
|
; FUNC-LABEL: {{^}}s_flbit:
|
||
|
|
; GCN: s_load_dword [[VAL:s[0-9]+]],
|
||
|
|
; GCN: s_flbit_i32 [[SRESULT:s[0-9]+]], [[VAL]]
|
||
|
|
; GCN: v_mov_b32_e32 [[VRESULT:v[0-9]+]], [[SRESULT]]
|
||
|
|
; GCN: buffer_store_dword [[VRESULT]],
|
||
|
|
define void @s_flbit(i32 addrspace(1)* noalias %out, i32 %val) #0 {
|
||
|
|
%r = call i32 @llvm.amdgcn.sffbh.i32(i32 %val)
|
||
|
|
store i32 %r, i32 addrspace(1)* %out, align 4
|
||
|
|
ret void
|
||
|
|
}
|
||
|
|
|
||
|
|
; FUNC-LABEL: {{^}}v_flbit:
|
||
|
|
; GCN: buffer_load_dword [[VAL:v[0-9]+]],
|
||
|
|
; GCN: v_ffbh_i32_e32 [[RESULT:v[0-9]+]], [[VAL]]
|
||
|
|
; GCN: buffer_store_dword [[RESULT]],
|
||
|
|
define void @v_flbit(i32 addrspace(1)* noalias %out, i32 addrspace(1)* noalias %valptr) #0 {
|
||
|
|
%val = load i32, i32 addrspace(1)* %valptr, align 4
|
||
|
|
%r = call i32 @llvm.amdgcn.sffbh.i32(i32 %val)
|
||
|
|
store i32 %r, i32 addrspace(1)* %out, align 4
|
||
|
|
ret void
|
||
|
|
}
|
||
|
|
|
||
|
|
; FUNC-LABEL: {{^}}legacy_s_flbit:
|
||
|
|
; GCN: s_load_dword [[VAL:s[0-9]+]],
|
||
|
|
; GCN: s_flbit_i32 [[SRESULT:s[0-9]+]], [[VAL]]
|
||
|
|
; GCN: v_mov_b32_e32 [[VRESULT:v[0-9]+]], [[SRESULT]]
|
||
|
|
; GCN: buffer_store_dword [[VRESULT]],
|
||
|
|
; GCN: s_endpgm
|
||
|
|
define void @legacy_s_flbit(i32 addrspace(1)* noalias %out, i32 %val) nounwind {
|
||
|
|
%r = call i32 @llvm.AMDGPU.flbit.i32(i32 %val) nounwind readnone
|
||
|
|
store i32 %r, i32 addrspace(1)* %out, align 4
|
||
|
|
ret void
|
||
|
|
}
|
||
|
|
|
||
|
|
; FUNC-LABEL: {{^}}legacy_v_flbit:
|
||
|
|
; GCN: buffer_load_dword [[VAL:v[0-9]+]],
|
||
|
|
; GCN: v_ffbh_i32_e32 [[RESULT:v[0-9]+]], [[VAL]]
|
||
|
|
; GCN: buffer_store_dword [[RESULT]],
|
||
|
|
; GCN: s_endpgm
|
||
|
|
define void @legacy_v_flbit(i32 addrspace(1)* noalias %out, i32 addrspace(1)* noalias %valptr) nounwind {
|
||
|
|
%val = load i32, i32 addrspace(1)* %valptr, align 4
|
||
|
|
%r = call i32 @llvm.AMDGPU.flbit.i32(i32 %val) nounwind readnone
|
||
|
|
store i32 %r, i32 addrspace(1)* %out, align 4
|
||
|
|
ret void
|
||
|
|
}
|
||
|
|
|
||
|
|
attributes #0 = { nounwind }
|
||
|
|
attributes #1 = { nounwind readnone }
|