2009-11-11 09:44:22 +08:00
|
|
|
; RUN: llc < %s -mtriple=powerpc-apple-darwin8 -disable-fp-elim | FileCheck %s
|
Modify how the prologue encoded the "move" information for the FDE. GCC
generates a sequence similar to this:
__Z4funci:
LFB2:
mflr r0
LCFI0:
stmw r30,-8(r1)
LCFI1:
stw r0,8(r1)
LCFI2:
stwu r1,-80(r1)
LCFI3:
mr r30,r1
LCFI4:
where LCFI3 and LCFI4 are used by the FDE to indicate what the FP, LR, and other
things are. We generated something more like this:
Leh_func_begin1:
mflr r0
stw r31, 20(r1)
stw r0, 8(r1)
Llabel1:
stwu r1, -80(r1)
Llabel2:
mr r31, r1
Note that we are missing the "mr" instruction. This patch makes it more like the
GCC output.
llvm-svn: 86729
2009-11-11 06:14:04 +08:00
|
|
|
|
|
|
|
|
define i32 @_Z4funci(i32 %a) ssp {
|
|
|
|
|
; CHECK: mflr r0
|
2009-11-25 06:59:02 +08:00
|
|
|
; CHECK-NEXT: stw r31, -4(r1)
|
Modify how the prologue encoded the "move" information for the FDE. GCC
generates a sequence similar to this:
__Z4funci:
LFB2:
mflr r0
LCFI0:
stmw r30,-8(r1)
LCFI1:
stw r0,8(r1)
LCFI2:
stwu r1,-80(r1)
LCFI3:
mr r30,r1
LCFI4:
where LCFI3 and LCFI4 are used by the FDE to indicate what the FP, LR, and other
things are. We generated something more like this:
Leh_func_begin1:
mflr r0
stw r31, 20(r1)
stw r0, 8(r1)
Llabel1:
stwu r1, -80(r1)
Llabel2:
mr r31, r1
Note that we are missing the "mr" instruction. This patch makes it more like the
GCC output.
llvm-svn: 86729
2009-11-11 06:14:04 +08:00
|
|
|
; CHECK-NEXT: stw r0, 8(r1)
|
|
|
|
|
; CHECK-NEXT: stwu r1, -80(r1)
|
2011-05-02 23:58:16 +08:00
|
|
|
; CHECK: mr r31, r1
|
Modify how the prologue encoded the "move" information for the FDE. GCC
generates a sequence similar to this:
__Z4funci:
LFB2:
mflr r0
LCFI0:
stmw r30,-8(r1)
LCFI1:
stw r0,8(r1)
LCFI2:
stwu r1,-80(r1)
LCFI3:
mr r30,r1
LCFI4:
where LCFI3 and LCFI4 are used by the FDE to indicate what the FP, LR, and other
things are. We generated something more like this:
Leh_func_begin1:
mflr r0
stw r31, 20(r1)
stw r0, 8(r1)
Llabel1:
stwu r1, -80(r1)
Llabel2:
mr r31, r1
Note that we are missing the "mr" instruction. This patch makes it more like the
GCC output.
llvm-svn: 86729
2009-11-11 06:14:04 +08:00
|
|
|
entry:
|
|
|
|
|
%a_addr = alloca i32 ; <i32*> [#uses=2]
|
|
|
|
|
%retval = alloca i32 ; <i32*> [#uses=2]
|
|
|
|
|
%0 = alloca i32 ; <i32*> [#uses=2]
|
|
|
|
|
%"alloca point" = bitcast i32 0 to i32 ; <i32> [#uses=0]
|
|
|
|
|
store i32 %a, i32* %a_addr
|
|
|
|
|
%1 = call i32 @_Z3barPi(i32* %a_addr) ; <i32> [#uses=1]
|
|
|
|
|
store i32 %1, i32* %0, align 4
|
|
|
|
|
%2 = load i32* %0, align 4 ; <i32> [#uses=1]
|
|
|
|
|
store i32 %2, i32* %retval, align 4
|
|
|
|
|
br label %return
|
|
|
|
|
|
|
|
|
|
return: ; preds = %entry
|
|
|
|
|
%retval1 = load i32* %retval ; <i32> [#uses=1]
|
|
|
|
|
ret i32 %retval1
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
declare i32 @_Z3barPi(i32*)
|
