maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/lld/test/ELF/riscv-tls-ie.s

Ignoring revisions in .git-blame-ignore-revs. Click here to bypass and see the normal blame view.

86 lines
2.8 KiB
ArmAsm
Raw Normal View History

[ELF][RISCV] Support GD/LD/IE/LE TLS models RISC-V psABI doesn't specify TLS relaxation. It can be handled the same way as we handle ARM TLS. RISC-V TLS is even simpler because GD/LD use the same relocation type. Reviewed By: jrtc27, ruiu Differential Revision: https://reviews.llvm.org/D63220 llvm-svn: 364813
2019-07-02 01:12:26 +08:00
# REQUIRES: riscv
# RUN: llvm-mc -filetype=obj -triple=riscv32 %s -o %t.32.o
## rv32 IE
# RUN: ld.lld -shared %t.32.o -o %t.32.so
# RUN: llvm-readobj -r -d %t.32.so | FileCheck --check-prefix=IE32-REL %s
# RUN: llvm-objdump -d --no-show-raw-insn %t.32.so | FileCheck --check-prefixes=IE,IE32 %s
## rv32 IE -> LE
# RUN: ld.lld %t.32.o -o %t.32
# RUN: llvm-readelf -r %t.32 | FileCheck --check-prefix=NOREL %s
# RUN: llvm-readelf -x .got %t.32 | FileCheck --check-prefix=LE32-GOT %s
# RUN: llvm-objdump -d --no-show-raw-insn %t.32 | FileCheck --check-prefixes=LE,LE32 %s
# RUN: llvm-mc -filetype=obj -triple=riscv64 %s -o %t.64.o
## rv64 IE
# RUN: ld.lld -shared %t.64.o -o %t.64.so
# RUN: llvm-readobj -r -d %t.64.so | FileCheck --check-prefix=IE64-REL %s
# RUN: llvm-objdump -d --no-show-raw-insn %t.64.so | FileCheck --check-prefixes=IE,IE64 %s
## rv64 IE -> LE
# RUN: ld.lld %t.64.o -o %t.64
# RUN: llvm-readelf -r %t.64 | FileCheck --check-prefix=NOREL %s
# RUN: llvm-readelf -x .got %t.64 | FileCheck --check-prefix=LE64-GOT %s
# RUN: llvm-objdump -d --no-show-raw-insn %t.64 | FileCheck --check-prefixes=LE,LE64 %s
[llvm-readelf] Make --all output order closer to GNU readelf https://bugs.llvm.org/show_bug.cgi?id=43403 The new order makes it easy to compare the two tools' --all. Reviewed By: grimar, rupprecht Differential Revision: https://reviews.llvm.org/D75592
2020-03-04 11:49:14 +08:00
# IE32-REL: FLAGS STATIC_TLS
[ELF][RISCV] Support GD/LD/IE/LE TLS models RISC-V psABI doesn't specify TLS relaxation. It can be handled the same way as we handle ARM TLS. RISC-V TLS is even simpler because GD/LD use the same relocation type. Reviewed By: jrtc27, ruiu Differential Revision: https://reviews.llvm.org/D63220 llvm-svn: 364813
2019-07-02 01:12:26 +08:00
# IE32-REL: .rela.dyn {
[ELF] Simplify the condition adding .got header Adopt my suggestion in https://reviews.llvm.org/D91426#2653926 , generalizing the ppc64 specific code. GNU ld and glibc ld.so has a contract about the first few entries of .got . There are somewhat complex conditions when the header is needed. This patch switches to a simpler approach: add a header unconditionally if _GLOBAL_OFFSET_TABLE_ is used or the number of entries is more than just the header.
2021-05-01 08:19:45 +08:00
# IE32-REL-NEXT: 0x221C R_RISCV_TLS_TPREL32 - 0xC
# IE32-REL-NEXT: 0x2218 R_RISCV_TLS_TPREL32 a 0x0
[ELF][RISCV] Support GD/LD/IE/LE TLS models RISC-V psABI doesn't specify TLS relaxation. It can be handled the same way as we handle ARM TLS. RISC-V TLS is even simpler because GD/LD use the same relocation type. Reviewed By: jrtc27, ruiu Differential Revision: https://reviews.llvm.org/D63220 llvm-svn: 364813
2019-07-02 01:12:26 +08:00
# IE32-REL-NEXT: }
[llvm-readelf] Make --all output order closer to GNU readelf https://bugs.llvm.org/show_bug.cgi?id=43403 The new order makes it easy to compare the two tools' --all. Reviewed By: grimar, rupprecht Differential Revision: https://reviews.llvm.org/D75592
2020-03-04 11:49:14 +08:00
# IE64-REL: FLAGS STATIC_TLS
[ELF][RISCV] Support GD/LD/IE/LE TLS models RISC-V psABI doesn't specify TLS relaxation. It can be handled the same way as we handle ARM TLS. RISC-V TLS is even simpler because GD/LD use the same relocation type. Reviewed By: jrtc27, ruiu Differential Revision: https://reviews.llvm.org/D63220 llvm-svn: 364813
2019-07-02 01:12:26 +08:00
# IE64-REL: .rela.dyn {
[ELF] Simplify the condition adding .got header Adopt my suggestion in https://reviews.llvm.org/D91426#2653926 , generalizing the ppc64 specific code. GNU ld and glibc ld.so has a contract about the first few entries of .got . There are somewhat complex conditions when the header is needed. This patch switches to a simpler approach: add a header unconditionally if _GLOBAL_OFFSET_TABLE_ is used or the number of entries is more than just the header.
2021-05-01 08:19:45 +08:00
# IE64-REL-NEXT: 0x2378 R_RISCV_TLS_TPREL64 - 0xC
# IE64-REL-NEXT: 0x2370 R_RISCV_TLS_TPREL64 a 0x0
[ELF][RISCV] Support GD/LD/IE/LE TLS models RISC-V psABI doesn't specify TLS relaxation. It can be handled the same way as we handle ARM TLS. RISC-V TLS is even simpler because GD/LD use the same relocation type. Reviewed By: jrtc27, ruiu Differential Revision: https://reviews.llvm.org/D63220 llvm-svn: 364813
2019-07-02 01:12:26 +08:00
# IE64-REL-NEXT: }
[ELF] Simplify the condition adding .got header Adopt my suggestion in https://reviews.llvm.org/D91426#2653926 , generalizing the ppc64 specific code. GNU ld and glibc ld.so has a contract about the first few entries of .got . There are somewhat complex conditions when the header is needed. This patch switches to a simpler approach: add a header unconditionally if _GLOBAL_OFFSET_TABLE_ is used or the number of entries is more than just the header.
2021-05-01 08:19:45 +08:00
## rv32: &.got[0] - . = 0x2218 - . = 4096*1+116
## rv64: &.got[0] - . = 0x2378 - . = 4096*1+208
[ELF][RISCV] Allow PT_LOAD to have overlapping p_offset ranges on EM_RISCV Port the D64906 technique to RISC-V. It deletes 3 alignments at PT_LOAD boundaries for the default case: the size of a RISC-V binary decreases by at most 12kb. llvm-svn: 370192
2019-08-28 20:06:06 +08:00
# IE: auipc a4, 1
[ELF] Simplify the condition adding .got header Adopt my suggestion in https://reviews.llvm.org/D91426#2653926 , generalizing the ppc64 specific code. GNU ld and glibc ld.so has a contract about the first few entries of .got . There are somewhat complex conditions when the header is needed. This patch switches to a simpler approach: add a header unconditionally if _GLOBAL_OFFSET_TABLE_ is used or the number of entries is more than just the header.
2021-05-01 08:19:45 +08:00
# IE32-NEXT: lw a4, 116(a4)
# IE64-NEXT: ld a4, 208(a4)
[ELF][RISCV] Support GD/LD/IE/LE TLS models RISC-V psABI doesn't specify TLS relaxation. It can be handled the same way as we handle ARM TLS. RISC-V TLS is even simpler because GD/LD use the same relocation type. Reviewed By: jrtc27, ruiu Differential Revision: https://reviews.llvm.org/D63220 llvm-svn: 364813
2019-07-02 01:12:26 +08:00
# IE-NEXT: add a4, a4, tp
[ELF] Simplify the condition adding .got header Adopt my suggestion in https://reviews.llvm.org/D91426#2653926 , generalizing the ppc64 specific code. GNU ld and glibc ld.so has a contract about the first few entries of .got . There are somewhat complex conditions when the header is needed. This patch switches to a simpler approach: add a header unconditionally if _GLOBAL_OFFSET_TABLE_ is used or the number of entries is more than just the header.
2021-05-01 08:19:45 +08:00
## rv32: &.got[1] - . = 0x221c - . = 4096*1+108
## rv64: &.got[1] - . = 0x2378 - . = 4096*1+204
[ELF][RISCV] Allow PT_LOAD to have overlapping p_offset ranges on EM_RISCV Port the D64906 technique to RISC-V. It deletes 3 alignments at PT_LOAD boundaries for the default case: the size of a RISC-V binary decreases by at most 12kb. llvm-svn: 370192
2019-08-28 20:06:06 +08:00
# IE: auipc a5, 1
[ELF] Simplify the condition adding .got header Adopt my suggestion in https://reviews.llvm.org/D91426#2653926 , generalizing the ppc64 specific code. GNU ld and glibc ld.so has a contract about the first few entries of .got . There are somewhat complex conditions when the header is needed. This patch switches to a simpler approach: add a header unconditionally if _GLOBAL_OFFSET_TABLE_ is used or the number of entries is more than just the header.
2021-05-01 08:19:45 +08:00
# IE32-NEXT: lw a5, 108(a5)
# IE64-NEXT: ld a5, 204(a5)
[ELF][RISCV] Support GD/LD/IE/LE TLS models RISC-V psABI doesn't specify TLS relaxation. It can be handled the same way as we handle ARM TLS. RISC-V TLS is even simpler because GD/LD use the same relocation type. Reviewed By: jrtc27, ruiu Differential Revision: https://reviews.llvm.org/D63220 llvm-svn: 364813
2019-07-02 01:12:26 +08:00
# IE-NEXT: add a5, a5, tp
# NOREL: no relocations
# a@tprel = st_value(a) = 0x8
# b@tprel = st_value(a) = 0xc
# LE32-GOT: section '.got':
[ELF] Simplify the condition adding .got header Adopt my suggestion in https://reviews.llvm.org/D91426#2653926 , generalizing the ppc64 specific code. GNU ld and glibc ld.so has a contract about the first few entries of .got . There are somewhat complex conditions when the header is needed. This patch switches to a simpler approach: add a header unconditionally if _GLOBAL_OFFSET_TABLE_ is used or the number of entries is more than just the header.
2021-05-01 08:19:45 +08:00
# LE32-GOT-NEXT: 0x0001212c 00000000 08000000 0c000000
[ELF][RISCV] Support GD/LD/IE/LE TLS models RISC-V psABI doesn't specify TLS relaxation. It can be handled the same way as we handle ARM TLS. RISC-V TLS is even simpler because GD/LD use the same relocation type. Reviewed By: jrtc27, ruiu Differential Revision: https://reviews.llvm.org/D63220 llvm-svn: 364813
2019-07-02 01:12:26 +08:00
# LE64-GOT: section '.got':
[ELF] Simplify the condition adding .got header Adopt my suggestion in https://reviews.llvm.org/D91426#2653926 , generalizing the ppc64 specific code. GNU ld and glibc ld.so has a contract about the first few entries of .got . There are somewhat complex conditions when the header is needed. This patch switches to a simpler approach: add a header unconditionally if _GLOBAL_OFFSET_TABLE_ is used or the number of entries is more than just the header.
2021-05-01 08:19:45 +08:00
# LE64-GOT-NEXT: 0x000121e0 00000000 00000000 08000000 00000000
# LE64-GOT-NEXT: 0x000121f0 0c000000 00000000
[ELF][RISCV] Support GD/LD/IE/LE TLS models RISC-V psABI doesn't specify TLS relaxation. It can be handled the same way as we handle ARM TLS. RISC-V TLS is even simpler because GD/LD use the same relocation type. Reviewed By: jrtc27, ruiu Differential Revision: https://reviews.llvm.org/D63220 llvm-svn: 364813
2019-07-02 01:12:26 +08:00
[ELF] Simplify the condition adding .got header Adopt my suggestion in https://reviews.llvm.org/D91426#2653926 , generalizing the ppc64 specific code. GNU ld and glibc ld.so has a contract about the first few entries of .got . There are somewhat complex conditions when the header is needed. This patch switches to a simpler approach: add a header unconditionally if _GLOBAL_OFFSET_TABLE_ is used or the number of entries is more than just the header.
2021-05-01 08:19:45 +08:00
## rv32: &.got[0] - . = 0x12130 - 0x11114 = 4096*1+28
## rv64: &.got[0] - . = 0x121e8 - 0x111c8 = 4096*1+32
[ELF][RISCV] Allow PT_LOAD to have overlapping p_offset ranges on EM_RISCV Port the D64906 technique to RISC-V. It deletes 3 alignments at PT_LOAD boundaries for the default case: the size of a RISC-V binary decreases by at most 12kb. llvm-svn: 370192
2019-08-28 20:06:06 +08:00
# LE32: 11114: auipc a4, 1
[ELF] Simplify the condition adding .got header Adopt my suggestion in https://reviews.llvm.org/D91426#2653926 , generalizing the ppc64 specific code. GNU ld and glibc ld.so has a contract about the first few entries of .got . There are somewhat complex conditions when the header is needed. This patch switches to a simpler approach: add a header unconditionally if _GLOBAL_OFFSET_TABLE_ is used or the number of entries is more than just the header.
2021-05-01 08:19:45 +08:00
# LE32-NEXT: lw a4, 28(a4)
[ELF][RISCV] Allow PT_LOAD to have overlapping p_offset ranges on EM_RISCV Port the D64906 technique to RISC-V. It deletes 3 alignments at PT_LOAD boundaries for the default case: the size of a RISC-V binary decreases by at most 12kb. llvm-svn: 370192
2019-08-28 20:06:06 +08:00
# LE64: 111c8: auipc a4, 1
[ELF] Simplify the condition adding .got header Adopt my suggestion in https://reviews.llvm.org/D91426#2653926 , generalizing the ppc64 specific code. GNU ld and glibc ld.so has a contract about the first few entries of .got . There are somewhat complex conditions when the header is needed. This patch switches to a simpler approach: add a header unconditionally if _GLOBAL_OFFSET_TABLE_ is used or the number of entries is more than just the header.
2021-05-01 08:19:45 +08:00
# LE64-NEXT: ld a4, 32(a4)
[ELF][RISCV] Support GD/LD/IE/LE TLS models RISC-V psABI doesn't specify TLS relaxation. It can be handled the same way as we handle ARM TLS. RISC-V TLS is even simpler because GD/LD use the same relocation type. Reviewed By: jrtc27, ruiu Differential Revision: https://reviews.llvm.org/D63220 llvm-svn: 364813
2019-07-02 01:12:26 +08:00
# LE-NEXT: add a4, a4, tp
[ELF] Simplify the condition adding .got header Adopt my suggestion in https://reviews.llvm.org/D91426#2653926 , generalizing the ppc64 specific code. GNU ld and glibc ld.so has a contract about the first few entries of .got . There are somewhat complex conditions when the header is needed. This patch switches to a simpler approach: add a header unconditionally if _GLOBAL_OFFSET_TABLE_ is used or the number of entries is more than just the header.
2021-05-01 08:19:45 +08:00
## rv32: &.got[1] - . = 0x12134 - 0x11120 = 4096*1+20
## rv64: &.got[1] - . = 0x121f0 - 0x111d4 = 4096*1+28
[ELF][RISCV] Allow PT_LOAD to have overlapping p_offset ranges on EM_RISCV Port the D64906 technique to RISC-V. It deletes 3 alignments at PT_LOAD boundaries for the default case: the size of a RISC-V binary decreases by at most 12kb. llvm-svn: 370192
2019-08-28 20:06:06 +08:00
# LE32: 11120: auipc a5, 1
[ELF] Simplify the condition adding .got header Adopt my suggestion in https://reviews.llvm.org/D91426#2653926 , generalizing the ppc64 specific code. GNU ld and glibc ld.so has a contract about the first few entries of .got . There are somewhat complex conditions when the header is needed. This patch switches to a simpler approach: add a header unconditionally if _GLOBAL_OFFSET_TABLE_ is used or the number of entries is more than just the header.
2021-05-01 08:19:45 +08:00
# LE32-NEXT: lw a5, 20(a5)
[ELF][RISCV] Allow PT_LOAD to have overlapping p_offset ranges on EM_RISCV Port the D64906 technique to RISC-V. It deletes 3 alignments at PT_LOAD boundaries for the default case: the size of a RISC-V binary decreases by at most 12kb. llvm-svn: 370192
2019-08-28 20:06:06 +08:00
# LE64: 111d4: auipc a5, 1
[ELF] Simplify the condition adding .got header Adopt my suggestion in https://reviews.llvm.org/D91426#2653926 , generalizing the ppc64 specific code. GNU ld and glibc ld.so has a contract about the first few entries of .got . There are somewhat complex conditions when the header is needed. This patch switches to a simpler approach: add a header unconditionally if _GLOBAL_OFFSET_TABLE_ is used or the number of entries is more than just the header.
2021-05-01 08:19:45 +08:00
# LE64-NEXT: ld a5, 28(a5)
[ELF][RISCV] Support GD/LD/IE/LE TLS models RISC-V psABI doesn't specify TLS relaxation. It can be handled the same way as we handle ARM TLS. RISC-V TLS is even simpler because GD/LD use the same relocation type. Reviewed By: jrtc27, ruiu Differential Revision: https://reviews.llvm.org/D63220 llvm-svn: 364813
2019-07-02 01:12:26 +08:00
# LE-NEXT: add a5, a5, tp
la.tls.ie a4,a
add a4,a4,tp
la.tls.ie a5,b
add a5,a5,tp
.section .tbss
.globl a
.zero 8
a:
.zero 4
b: