maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/MC/X86/intel-syntax-bitwise-ops.s

59 lines
1.3 KiB
ArmAsm
Raw Normal View History

Update the X86 assembler for .intel_syntax to accept the | and & bitwise operators. rdar://15570412 llvm-svn: 199323
2014-01-16 03:05:24 +08:00
// RUN: llvm-mc -triple x86_64-unknown-unknown -x86-asm-syntax=att %s | FileCheck %s
.intel_syntax
// CHECK: andl $3, %ecx
and ecx, 1+2
// CHECK: andl $3, %ecx
and ecx, 1|2
[X86][MS-compatability]Allow named synonymous for MS-assembly operators This patch enhances X86AsmParser's immediate expression parsing abilities, to include a named synonymous for selected binary/unary bitwise operators: {and,shl,shr,or,xor,not}, ultimately achieving better MS-compatability MASM reference: https://msdn.microsoft.com/en-us/library/94b6khh4.aspx Differential Revision: D31277 llvm-svn: 299439
2017-04-04 22:43:23 +08:00
// CHECK: andl $3, %ecx
and ecx, 1 or 2
// CHECK: andl $3, %ecx
and ecx, 1 OR 2
// CHECK: andl $3, %ecx
Update the X86 assembler for .intel_syntax to accept the | and & bitwise operators. rdar://15570412 llvm-svn: 199323
2014-01-16 03:05:24 +08:00
and ecx, 1*3
// CHECK: andl $1, %ecx
and ecx, 1&3
[X86][MS-compatability]Allow named synonymous for MS-assembly operators This patch enhances X86AsmParser's immediate expression parsing abilities, to include a named synonymous for selected binary/unary bitwise operators: {and,shl,shr,or,xor,not}, ultimately achieving better MS-compatability MASM reference: https://msdn.microsoft.com/en-us/library/94b6khh4.aspx Differential Revision: D31277 llvm-svn: 299439
2017-04-04 22:43:23 +08:00
// CHECK: andl $1, %ecx
and ecx, 1 and 3
// CHECK: andl $1, %ecx
and ecx, 1 AND 3
// CHECK: andl $0, %ecx
Update the X86 assembler for .intel_syntax to accept the | and & bitwise operators. rdar://15570412 llvm-svn: 199323
2014-01-16 03:05:24 +08:00
and ecx, (1&2)
[X86][MS-compatability]Allow named synonymous for MS-assembly operators This patch enhances X86AsmParser's immediate expression parsing abilities, to include a named synonymous for selected binary/unary bitwise operators: {and,shl,shr,or,xor,not}, ultimately achieving better MS-compatability MASM reference: https://msdn.microsoft.com/en-us/library/94b6khh4.aspx Differential Revision: D31277 llvm-svn: 299439
2017-04-04 22:43:23 +08:00
// CHECK: andl $0, %ecx
and ecx, (1 and 2)
// CHECK: andl $0, %ecx
and ecx, (1 AND 2)
// CHECK: andl $3, %ecx
Update the X86 assembler for .intel_syntax to accept the | and & bitwise operators. rdar://15570412 llvm-svn: 199323
2014-01-16 03:05:24 +08:00
and ecx, ((1)|2)
[X86][MS-compatability]Allow named synonymous for MS-assembly operators This patch enhances X86AsmParser's immediate expression parsing abilities, to include a named synonymous for selected binary/unary bitwise operators: {and,shl,shr,or,xor,not}, ultimately achieving better MS-compatability MASM reference: https://msdn.microsoft.com/en-us/library/94b6khh4.aspx Differential Revision: D31277 llvm-svn: 299439
2017-04-04 22:43:23 +08:00
// CHECK: andl $3, %ecx
and ecx, ((1) or 2)
// CHECK: andl $3, %ecx
and ecx, ((1) OR 2)
// CHECK: andl $1, %ecx
Update the X86 assembler for .intel_syntax to accept the | and & bitwise operators. rdar://15570412 llvm-svn: 199323
2014-01-16 03:05:24 +08:00
and ecx, 1&2+3
[X86][MS-compatability]Allow named synonymous for MS-assembly operators This patch enhances X86AsmParser's immediate expression parsing abilities, to include a named synonymous for selected binary/unary bitwise operators: {and,shl,shr,or,xor,not}, ultimately achieving better MS-compatability MASM reference: https://msdn.microsoft.com/en-us/library/94b6khh4.aspx Differential Revision: D31277 llvm-svn: 299439
2017-04-04 22:43:23 +08:00
// CHECK: andl $1, %ecx
and ecx, 1 and 2+3
// CHECK: andl $1, %ecx
and ecx, 1 AND 2+3
// CHECK: addl $4938, %eax
Update the X86 assembler for .intel_syntax to accept the << and >> bitwise operators. rdar://15975725 llvm-svn: 200896
2014-02-06 09:21:15 +08:00
add eax, 9876 >> 1
[X86][MS-compatability]Allow named synonymous for MS-assembly operators This patch enhances X86AsmParser's immediate expression parsing abilities, to include a named synonymous for selected binary/unary bitwise operators: {and,shl,shr,or,xor,not}, ultimately achieving better MS-compatability MASM reference: https://msdn.microsoft.com/en-us/library/94b6khh4.aspx Differential Revision: D31277 llvm-svn: 299439
2017-04-04 22:43:23 +08:00
// CHECK: addl $4938, %eax
add eax, 9876 shr 1
// CHECK: addl $4938, %eax
add eax, 9876 SHR 1
// CHECK: addl $19752, %eax
Update the X86 assembler for .intel_syntax to accept the << and >> bitwise operators. rdar://15975725 llvm-svn: 200896
2014-02-06 09:21:15 +08:00
add eax, 9876 << 1
[X86][MS-compatability]Allow named synonymous for MS-assembly operators This patch enhances X86AsmParser's immediate expression parsing abilities, to include a named synonymous for selected binary/unary bitwise operators: {and,shl,shr,or,xor,not}, ultimately achieving better MS-compatability MASM reference: https://msdn.microsoft.com/en-us/library/94b6khh4.aspx Differential Revision: D31277 llvm-svn: 299439
2017-04-04 22:43:23 +08:00
// CHECK: addl $19752, %eax
add eax, 9876 shl 1
// CHECK: addl $19752, %eax
add eax, 9876 SHL 1
// CHECK: addl $5, %eax
Add support for parsing the XOR operator in Intel syntax inline assembly. Differential Revision: http://reviews.llvm.org/D10385 Patch by marina.yatsina@intel.com llvm-svn: 239695
2015-06-14 20:59:45 +08:00
add eax, 6 ^ 3
[X86][MS-compatability]Allow named synonymous for MS-assembly operators This patch enhances X86AsmParser's immediate expression parsing abilities, to include a named synonymous for selected binary/unary bitwise operators: {and,shl,shr,or,xor,not}, ultimately achieving better MS-compatability MASM reference: https://msdn.microsoft.com/en-us/library/94b6khh4.aspx Differential Revision: D31277 llvm-svn: 299439
2017-04-04 22:43:23 +08:00
// CHECK: addl $5, %eax
add eax, 6 xor 3
// CHECK: addl $5, %eax
add eax, 6 XOR 3
// CHECK: addl $5, %eax
add eax, 6 XOR 3 shl 1 SHR 1