maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/lib/Target/ARM/LLVMBuild.txt

36 lines
1.0 KiB
Plaintext
Raw Normal View History

build: Add initial cut at LLVMBuild.txt files. llvm-svn: 143634
2011-11-04 02:53:17 +08:00
;===- ./lib/Target/ARM/LLVMBuild.txt ---------------------------*- Conf -*--===;
;
; The LLVM Compiler Infrastructure
;
; This file is distributed under the University of Illinois Open Source
; License. See LICENSE.TXT for details.
;
;===------------------------------------------------------------------------===;
;
; This is an LLVMBuild description file for the components in this subdirectory.
;
; For more information on the LLVMBuild system, please see:
;
; http://llvm.org/docs/LLVMBuild.html
;
;===------------------------------------------------------------------------===;
LLVMBuild: Introduce a common section which currently has a list of the subdirectories to traverse into. - Originally I wanted to avoid this and just autoscan, but this has one key flaw in that new subdirectories can not automatically trigger a rerun of the llvm-build tool. This is particularly a pain when switching back and forth between trees where one has added a subdirectory, as the dependencies will tend to be wrong. This will also eliminates FIXME implicitly. llvm-svn: 146436
2011-12-13 06:45:54 +08:00
[common]
[ARM] Unify handling of M-Class system registers This patch cleans up and fixes issues in the M-Class system register handling: 1. It defines the system registers and the encoding (SYSm values) in one place: a new ARMSystemRegister.td using SearchableTable, thereby removing the hand-coded values which existed in multiple places. 2. Some system registers e.g. BASEPRI_MAX_NS which do not exist were being allowed! Ref: ARMv6/7/8M architecture reference manual. Reviewed by: @t.p.northover, @olist01, @john.brawn Differential Revision: https://reviews.llvm.org/D35209 llvm-svn: 308456
2017-07-19 20:57:16 +08:00
subdirectories = AsmParser Disassembler InstPrinter MCTargetDesc TargetInfo Utils
LLVMBuild: Introduce a common section which currently has a list of the subdirectories to traverse into. - Originally I wanted to avoid this and just autoscan, but this has one key flaw in that new subdirectories can not automatically trigger a rerun of the llvm-build tool. This is particularly a pain when switching back and forth between trees where one has added a subdirectory, as the dependencies will tend to be wrong. This will also eliminates FIXME implicitly. llvm-svn: 146436
2011-12-13 06:45:54 +08:00
build: Add initial cut at LLVMBuild.txt files. llvm-svn: 143634
2011-11-04 02:53:17 +08:00
[component_0]
llvm-build: Add an explicit component type to represent targets. - Gives us a place to hang target specific metadata (like whether the target has a JIT). llvm-svn: 144250
2011-11-10 08:49:51 +08:00
type = TargetGroup
build: Add initial cut at LLVMBuild.txt files. llvm-svn: 143634
2011-11-04 02:53:17 +08:00
name = ARM
parent = Target
LLVMBuild: Add explicit information on whether targets define an assembly printer, assembly parser, or disassembler. llvm-svn: 144344
2011-11-11 08:23:56 +08:00
has_asmparser = 1
has_asmprinter = 1
has_disassembler = 1
llvm-build: Add an explicit component type to represent targets. - Gives us a place to hang target specific metadata (like whether the target has a JIT). llvm-svn: 144250
2011-11-10 08:49:51 +08:00
has_jit = 1
build: Add initial cut at LLVMBuild.txt files. llvm-svn: 143634
2011-11-04 02:53:17 +08:00
[component_1]
type = Library
name = ARMCodeGen
parent = ARM
[ARM] Parallel DSP Pass Armv6 introduced instructions to perform 32-bit SIMD operations. The purpose of this pass is to do some straightforward IR pattern matching to create ACLE DSP intrinsics, which map on these 32-bit SIMD operations. Currently, only the SMLAD instruction gets recognised. This instruction performs two multiplications with 16-bit operands, and stores the result in an accumulator. We will follow this up with patches to recognise SMLAD in more cases, and also to generate other DSP instructions (like e.g. SADD16). Patch by: Sam Parker and Sjoerd Meijer Differential Revision: https://reviews.llvm.org/D48128 llvm-svn: 335850
2018-06-28 20:55:29 +08:00
required_libraries = ARMAsmPrinter ARMDesc ARMInfo Analysis AsmPrinter CodeGen Core MC Scalar SelectionDAG Support Target GlobalISel ARMUtils TransformUtils
build: Add initial cut at LLVMBuild.txt files. llvm-svn: 143634
2011-11-04 02:53:17 +08:00
add_to_library_groups = ARM