llvm-project/llvm/test/MC/Hexagon/test.s

Ignoring revisions in .git-blame-ignore-revs. Click here to bypass and see the normal blame view.

5 lines
111 B
ArmAsm
Raw Normal View History

#RUN: llvm-mc -filetype=obj -triple=hexagon -mcpu=hexagonv60 -mhvx %s
{ vmem (r0 + #0) = v0
r0 = memw(r0) }