2005-10-16 13:39:50 +08:00
|
|
|
//===-- PPCISelDAGToDAG.cpp - PPC --pattern matching inst selector --------===//
|
2005-08-18 03:33:03 +08:00
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
|
|
|
// This file was developed by Chris Lattner and is distributed under
|
|
|
|
// the University of Illinois Open Source License. See LICENSE.TXT for details.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//
|
2005-10-16 13:39:50 +08:00
|
|
|
// This file defines a pattern matching instruction selector for PowerPC,
|
2005-08-18 03:33:03 +08:00
|
|
|
// converting from a legalized dag to a PPC dag.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2006-12-20 06:59:26 +08:00
|
|
|
#define DEBUG_TYPE "ppc-codegen"
|
2005-10-15 07:51:18 +08:00
|
|
|
#include "PPC.h"
|
2006-11-18 06:10:59 +08:00
|
|
|
#include "PPCPredicates.h"
|
2005-10-15 07:59:06 +08:00
|
|
|
#include "PPCTargetMachine.h"
|
|
|
|
#include "PPCISelLowering.h"
|
2006-03-07 14:32:48 +08:00
|
|
|
#include "PPCHazardRecognizers.h"
|
2005-08-20 06:38:53 +08:00
|
|
|
#include "llvm/CodeGen/MachineInstrBuilder.h"
|
|
|
|
#include "llvm/CodeGen/MachineFunction.h"
|
|
|
|
#include "llvm/CodeGen/SSARegMap.h"
|
2005-08-18 03:33:03 +08:00
|
|
|
#include "llvm/CodeGen/SelectionDAG.h"
|
|
|
|
#include "llvm/CodeGen/SelectionDAGISel.h"
|
|
|
|
#include "llvm/Target/TargetOptions.h"
|
2005-08-25 12:47:18 +08:00
|
|
|
#include "llvm/Constants.h"
|
2005-08-20 06:38:53 +08:00
|
|
|
#include "llvm/GlobalValue.h"
|
2006-03-25 14:47:10 +08:00
|
|
|
#include "llvm/Intrinsics.h"
|
2005-08-18 03:33:03 +08:00
|
|
|
#include "llvm/Support/Debug.h"
|
|
|
|
#include "llvm/Support/MathExtras.h"
|
2006-08-27 20:54:02 +08:00
|
|
|
#include "llvm/Support/Compiler.h"
|
2006-08-08 06:28:20 +08:00
|
|
|
#include <queue>
|
2006-02-05 14:46:41 +08:00
|
|
|
#include <set>
|
2005-08-18 03:33:03 +08:00
|
|
|
using namespace llvm;
|
|
|
|
|
|
|
|
namespace {
|
|
|
|
//===--------------------------------------------------------------------===//
|
2005-10-18 08:28:58 +08:00
|
|
|
/// PPCDAGToDAGISel - PPC specific code to select PPC machine
|
2005-08-18 03:33:03 +08:00
|
|
|
/// instructions for SelectionDAG operations.
|
|
|
|
///
|
2006-06-29 06:00:36 +08:00
|
|
|
class VISIBILITY_HIDDEN PPCDAGToDAGISel : public SelectionDAGISel {
|
2006-03-17 02:25:23 +08:00
|
|
|
PPCTargetMachine &TM;
|
2005-10-16 13:39:50 +08:00
|
|
|
PPCTargetLowering PPCLowering;
|
2005-08-20 06:38:53 +08:00
|
|
|
unsigned GlobalBaseReg;
|
2005-08-18 03:33:03 +08:00
|
|
|
public:
|
2006-03-17 02:25:23 +08:00
|
|
|
PPCDAGToDAGISel(PPCTargetMachine &tm)
|
|
|
|
: SelectionDAGISel(PPCLowering), TM(tm),
|
|
|
|
PPCLowering(*TM.getTargetLowering()) {}
|
2005-08-18 03:33:03 +08:00
|
|
|
|
2005-08-20 06:38:53 +08:00
|
|
|
virtual bool runOnFunction(Function &Fn) {
|
|
|
|
// Make sure we re-emit a set of the global base reg if necessary
|
|
|
|
GlobalBaseReg = 0;
|
2006-03-17 02:25:23 +08:00
|
|
|
SelectionDAGISel::runOnFunction(Fn);
|
|
|
|
|
|
|
|
InsertVRSaveCode(Fn);
|
|
|
|
return true;
|
2005-08-20 06:38:53 +08:00
|
|
|
}
|
|
|
|
|
2005-08-18 03:33:03 +08:00
|
|
|
/// getI32Imm - Return a target constant with the specified value, of type
|
|
|
|
/// i32.
|
|
|
|
inline SDOperand getI32Imm(unsigned Imm) {
|
|
|
|
return CurDAG->getTargetConstant(Imm, MVT::i32);
|
|
|
|
}
|
2005-08-20 06:38:53 +08:00
|
|
|
|
2006-06-27 08:04:13 +08:00
|
|
|
/// getI64Imm - Return a target constant with the specified value, of type
|
|
|
|
/// i64.
|
|
|
|
inline SDOperand getI64Imm(uint64_t Imm) {
|
|
|
|
return CurDAG->getTargetConstant(Imm, MVT::i64);
|
|
|
|
}
|
|
|
|
|
|
|
|
/// getSmallIPtrImm - Return a target constant of pointer type.
|
|
|
|
inline SDOperand getSmallIPtrImm(unsigned Imm) {
|
|
|
|
return CurDAG->getTargetConstant(Imm, PPCLowering.getPointerTy());
|
|
|
|
}
|
|
|
|
|
2006-09-22 13:01:56 +08:00
|
|
|
/// isRunOfOnes - Returns true iff Val consists of one contiguous run of 1s
|
|
|
|
/// with any number of 0s on either side. The 1s are allowed to wrap from
|
|
|
|
/// LSB to MSB, so 0x000FFF0, 0x0000FFFF, and 0xFF0000FF are all runs.
|
|
|
|
/// 0x0F0F0000 is not, since all 1s are not contiguous.
|
|
|
|
static bool isRunOfOnes(unsigned Val, unsigned &MB, unsigned &ME);
|
|
|
|
|
|
|
|
|
|
|
|
/// isRotateAndMask - Returns true if Mask and Shift can be folded into a
|
|
|
|
/// rotate and mask opcode and mask operation.
|
|
|
|
static bool isRotateAndMask(SDNode *N, unsigned Mask, bool IsShiftMask,
|
|
|
|
unsigned &SH, unsigned &MB, unsigned &ME);
|
2006-06-27 08:04:13 +08:00
|
|
|
|
2005-08-20 06:38:53 +08:00
|
|
|
/// getGlobalBaseReg - insert code into the entry mbb to materialize the PIC
|
|
|
|
/// base register. Return the virtual register that holds this value.
|
2006-08-26 13:34:46 +08:00
|
|
|
SDNode *getGlobalBaseReg();
|
2005-08-18 03:33:03 +08:00
|
|
|
|
|
|
|
// Select - Convert the specified operand from a target-independent to a
|
|
|
|
// target-specific node if it hasn't already been changed.
|
2006-08-26 13:34:46 +08:00
|
|
|
SDNode *Select(SDOperand Op);
|
2005-08-18 03:33:03 +08:00
|
|
|
|
2005-08-19 08:38:14 +08:00
|
|
|
SDNode *SelectBitfieldInsert(SDNode *N);
|
|
|
|
|
2005-08-22 02:50:37 +08:00
|
|
|
/// SelectCC - Select a comparison of the specified values with the
|
|
|
|
/// specified condition code, returning the CR# of the expression.
|
|
|
|
SDOperand SelectCC(SDOperand LHS, SDOperand RHS, ISD::CondCode CC);
|
|
|
|
|
2005-12-20 07:25:09 +08:00
|
|
|
/// SelectAddrImm - Returns true if the address N can be represented by
|
|
|
|
/// a base register plus a signed 16-bit displacement [r+imm].
|
2006-11-09 04:34:28 +08:00
|
|
|
bool SelectAddrImm(SDOperand Op, SDOperand N, SDOperand &Disp,
|
|
|
|
SDOperand &Base) {
|
2006-11-08 10:15:41 +08:00
|
|
|
return PPCLowering.SelectAddressRegImm(N, Disp, Base, *CurDAG);
|
|
|
|
}
|
2006-11-16 08:41:37 +08:00
|
|
|
|
|
|
|
/// SelectAddrImmOffs - Return true if the operand is valid for a preinc
|
|
|
|
/// immediate field. Because preinc imms have already been validated, just
|
|
|
|
/// accept it.
|
|
|
|
bool SelectAddrImmOffs(SDOperand Op, SDOperand N, SDOperand &Out) const {
|
|
|
|
Out = N;
|
|
|
|
return true;
|
|
|
|
}
|
2005-12-20 07:25:09 +08:00
|
|
|
|
|
|
|
/// SelectAddrIdx - Given the specified addressed, check to see if it can be
|
|
|
|
/// represented as an indexed [r+r] operation. Returns false if it can
|
|
|
|
/// be represented by [r+imm], which are preferred.
|
2006-11-09 04:34:28 +08:00
|
|
|
bool SelectAddrIdx(SDOperand Op, SDOperand N, SDOperand &Base,
|
|
|
|
SDOperand &Index) {
|
2006-11-08 10:15:41 +08:00
|
|
|
return PPCLowering.SelectAddressRegReg(N, Base, Index, *CurDAG);
|
|
|
|
}
|
2005-11-30 16:22:07 +08:00
|
|
|
|
2005-12-20 07:25:09 +08:00
|
|
|
/// SelectAddrIdxOnly - Given the specified addressed, force it to be
|
|
|
|
/// represented as an indexed [r+r] operation.
|
2006-11-09 04:34:28 +08:00
|
|
|
bool SelectAddrIdxOnly(SDOperand Op, SDOperand N, SDOperand &Base,
|
|
|
|
SDOperand &Index) {
|
2006-11-08 10:15:41 +08:00
|
|
|
return PPCLowering.SelectAddressRegRegOnly(N, Base, Index, *CurDAG);
|
|
|
|
}
|
2005-08-22 06:31:09 +08:00
|
|
|
|
2006-03-22 13:26:03 +08:00
|
|
|
/// SelectAddrImmShift - Returns true if the address N can be represented by
|
|
|
|
/// a base register plus a signed 14-bit displacement [r+imm*4]. Suitable
|
|
|
|
/// for use by STD and friends.
|
2006-11-09 04:34:28 +08:00
|
|
|
bool SelectAddrImmShift(SDOperand Op, SDOperand N, SDOperand &Disp,
|
|
|
|
SDOperand &Base) {
|
2006-11-08 10:15:41 +08:00
|
|
|
return PPCLowering.SelectAddressRegImmShift(N, Disp, Base, *CurDAG);
|
|
|
|
}
|
|
|
|
|
2006-02-24 10:13:12 +08:00
|
|
|
/// SelectInlineAsmMemoryOperand - Implement addressing mode selection for
|
|
|
|
/// inline asm expressions.
|
|
|
|
virtual bool SelectInlineAsmMemoryOperand(const SDOperand &Op,
|
|
|
|
char ConstraintCode,
|
|
|
|
std::vector<SDOperand> &OutOps,
|
|
|
|
SelectionDAG &DAG) {
|
|
|
|
SDOperand Op0, Op1;
|
|
|
|
switch (ConstraintCode) {
|
|
|
|
default: return true;
|
|
|
|
case 'm': // memory
|
2006-11-09 04:34:28 +08:00
|
|
|
if (!SelectAddrIdx(Op, Op, Op0, Op1))
|
|
|
|
SelectAddrImm(Op, Op, Op0, Op1);
|
2006-02-24 10:13:12 +08:00
|
|
|
break;
|
|
|
|
case 'o': // offsetable
|
2006-11-09 04:34:28 +08:00
|
|
|
if (!SelectAddrImm(Op, Op, Op0, Op1)) {
|
2006-08-26 09:07:58 +08:00
|
|
|
Op0 = Op;
|
|
|
|
AddToISelQueue(Op0); // r+0.
|
2006-06-27 08:04:13 +08:00
|
|
|
Op1 = getSmallIPtrImm(0);
|
2006-02-24 10:13:12 +08:00
|
|
|
}
|
|
|
|
break;
|
|
|
|
case 'v': // not offsetable
|
2006-11-09 04:34:28 +08:00
|
|
|
SelectAddrIdxOnly(Op, Op, Op0, Op1);
|
2006-02-24 10:13:12 +08:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
OutOps.push_back(Op0);
|
|
|
|
OutOps.push_back(Op1);
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2005-08-26 06:04:30 +08:00
|
|
|
SDOperand BuildSDIVSequence(SDNode *N);
|
|
|
|
SDOperand BuildUDIVSequence(SDNode *N);
|
|
|
|
|
2005-08-18 03:33:03 +08:00
|
|
|
/// InstructionSelectBasicBlock - This callback is invoked by
|
|
|
|
/// SelectionDAGISel when it has created a SelectionDAG for us to codegen.
|
2005-10-07 02:45:51 +08:00
|
|
|
virtual void InstructionSelectBasicBlock(SelectionDAG &DAG);
|
|
|
|
|
2006-03-17 02:25:23 +08:00
|
|
|
void InsertVRSaveCode(Function &Fn);
|
|
|
|
|
2005-08-18 03:33:03 +08:00
|
|
|
virtual const char *getPassName() const {
|
|
|
|
return "PowerPC DAG->DAG Pattern Instruction Selection";
|
|
|
|
}
|
2006-03-07 14:32:48 +08:00
|
|
|
|
2006-05-17 07:54:25 +08:00
|
|
|
/// CreateTargetHazardRecognizer - Return the hazard recognizer to use for
|
|
|
|
/// this target when scheduling the DAG.
|
2006-03-08 12:25:59 +08:00
|
|
|
virtual HazardRecognizer *CreateTargetHazardRecognizer() {
|
2006-03-07 14:32:48 +08:00
|
|
|
// Should use subtarget info to pick the right hazard recognizer. For
|
|
|
|
// now, always return a PPC970 recognizer.
|
2006-03-12 17:13:49 +08:00
|
|
|
const TargetInstrInfo *II = PPCLowering.getTargetMachine().getInstrInfo();
|
|
|
|
assert(II && "No InstrInfo?");
|
|
|
|
return new PPCHazardRecognizer970(*II);
|
2006-03-07 14:32:48 +08:00
|
|
|
}
|
2005-09-14 06:03:06 +08:00
|
|
|
|
|
|
|
// Include the pieces autogenerated from the target description.
|
2005-10-15 07:37:35 +08:00
|
|
|
#include "PPCGenDAGISel.inc"
|
2005-10-07 02:45:51 +08:00
|
|
|
|
|
|
|
private:
|
2006-08-16 07:48:22 +08:00
|
|
|
SDNode *SelectSETCC(SDOperand Op);
|
2005-08-18 03:33:03 +08:00
|
|
|
};
|
|
|
|
}
|
|
|
|
|
2005-10-07 02:45:51 +08:00
|
|
|
/// InstructionSelectBasicBlock - This callback is invoked by
|
|
|
|
/// SelectionDAGISel when it has created a SelectionDAG for us to codegen.
|
2005-10-18 08:28:58 +08:00
|
|
|
void PPCDAGToDAGISel::InstructionSelectBasicBlock(SelectionDAG &DAG) {
|
2005-10-07 02:45:51 +08:00
|
|
|
DEBUG(BB->dump());
|
|
|
|
|
|
|
|
// Select target instructions for the DAG.
|
2006-02-05 14:46:41 +08:00
|
|
|
DAG.setRoot(SelectRoot(DAG.getRoot()));
|
2005-10-07 02:45:51 +08:00
|
|
|
DAG.RemoveDeadNodes();
|
|
|
|
|
For functions that use vector registers, save VRSAVE, mark used
registers, and update it on entry to each function, then restore it on exit.
This compiles:
void func(vfloat *a, vfloat *b, vfloat *c) {
*a = *b * *c + *c;
}
to this:
_func:
mfspr r2, 256
oris r6, r2, 49152
mtspr 256, r6
lvx v0, 0, r5
lvx v1, 0, r4
vmaddfp v0, v1, v0, v0
stvx v0, 0, r3
mtspr 256, r2
blr
GCC produces this (which has additional stack accesses):
_func:
mfspr r0,256
stw r0,-4(r1)
oris r0,r0,0xc000
mtspr 256,r0
lvx v0,0,r5
lvx v1,0,r4
lwz r12,-4(r1)
vmaddfp v0,v0,v1,v0
stvx v0,0,r3
mtspr 256,r12
blr
llvm-svn: 26733
2006-03-14 05:52:10 +08:00
|
|
|
// Emit machine code to BB.
|
2005-10-07 02:45:51 +08:00
|
|
|
ScheduleAndEmitDAG(DAG);
|
2006-03-17 02:25:23 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
/// InsertVRSaveCode - Once the entire function has been instruction selected,
|
|
|
|
/// all virtual registers are created and all machine instructions are built,
|
|
|
|
/// check to see if we need to save/restore VRSAVE. If so, do it.
|
|
|
|
void PPCDAGToDAGISel::InsertVRSaveCode(Function &F) {
|
For functions that use vector registers, save VRSAVE, mark used
registers, and update it on entry to each function, then restore it on exit.
This compiles:
void func(vfloat *a, vfloat *b, vfloat *c) {
*a = *b * *c + *c;
}
to this:
_func:
mfspr r2, 256
oris r6, r2, 49152
mtspr 256, r6
lvx v0, 0, r5
lvx v1, 0, r4
vmaddfp v0, v1, v0, v0
stvx v0, 0, r3
mtspr 256, r2
blr
GCC produces this (which has additional stack accesses):
_func:
mfspr r0,256
stw r0,-4(r1)
oris r0,r0,0xc000
mtspr 256,r0
lvx v0,0,r5
lvx v1,0,r4
lwz r12,-4(r1)
vmaddfp v0,v0,v1,v0
stvx v0,0,r3
mtspr 256,r12
blr
llvm-svn: 26733
2006-03-14 05:52:10 +08:00
|
|
|
// Check to see if this function uses vector registers, which means we have to
|
|
|
|
// save and restore the VRSAVE register and update it with the regs we use.
|
|
|
|
//
|
|
|
|
// In this case, there will be virtual registers of vector type type created
|
|
|
|
// by the scheduler. Detect them now.
|
2006-03-17 02:25:23 +08:00
|
|
|
MachineFunction &Fn = MachineFunction::get(&F);
|
|
|
|
SSARegMap *RegMap = Fn.getSSARegMap();
|
For functions that use vector registers, save VRSAVE, mark used
registers, and update it on entry to each function, then restore it on exit.
This compiles:
void func(vfloat *a, vfloat *b, vfloat *c) {
*a = *b * *c + *c;
}
to this:
_func:
mfspr r2, 256
oris r6, r2, 49152
mtspr 256, r6
lvx v0, 0, r5
lvx v1, 0, r4
vmaddfp v0, v1, v0, v0
stvx v0, 0, r3
mtspr 256, r2
blr
GCC produces this (which has additional stack accesses):
_func:
mfspr r0,256
stw r0,-4(r1)
oris r0,r0,0xc000
mtspr 256,r0
lvx v0,0,r5
lvx v1,0,r4
lwz r12,-4(r1)
vmaddfp v0,v0,v1,v0
stvx v0,0,r3
mtspr 256,r12
blr
llvm-svn: 26733
2006-03-14 05:52:10 +08:00
|
|
|
bool HasVectorVReg = false;
|
|
|
|
for (unsigned i = MRegisterInfo::FirstVirtualRegister,
|
2006-03-15 01:56:49 +08:00
|
|
|
e = RegMap->getLastVirtReg()+1; i != e; ++i)
|
For functions that use vector registers, save VRSAVE, mark used
registers, and update it on entry to each function, then restore it on exit.
This compiles:
void func(vfloat *a, vfloat *b, vfloat *c) {
*a = *b * *c + *c;
}
to this:
_func:
mfspr r2, 256
oris r6, r2, 49152
mtspr 256, r6
lvx v0, 0, r5
lvx v1, 0, r4
vmaddfp v0, v1, v0, v0
stvx v0, 0, r3
mtspr 256, r2
blr
GCC produces this (which has additional stack accesses):
_func:
mfspr r0,256
stw r0,-4(r1)
oris r0,r0,0xc000
mtspr 256,r0
lvx v0,0,r5
lvx v1,0,r4
lwz r12,-4(r1)
vmaddfp v0,v0,v1,v0
stvx v0,0,r3
mtspr 256,r12
blr
llvm-svn: 26733
2006-03-14 05:52:10 +08:00
|
|
|
if (RegMap->getRegClass(i) == &PPC::VRRCRegClass) {
|
|
|
|
HasVectorVReg = true;
|
|
|
|
break;
|
|
|
|
}
|
2006-03-17 02:25:23 +08:00
|
|
|
if (!HasVectorVReg) return; // nothing to do.
|
|
|
|
|
For functions that use vector registers, save VRSAVE, mark used
registers, and update it on entry to each function, then restore it on exit.
This compiles:
void func(vfloat *a, vfloat *b, vfloat *c) {
*a = *b * *c + *c;
}
to this:
_func:
mfspr r2, 256
oris r6, r2, 49152
mtspr 256, r6
lvx v0, 0, r5
lvx v1, 0, r4
vmaddfp v0, v1, v0, v0
stvx v0, 0, r3
mtspr 256, r2
blr
GCC produces this (which has additional stack accesses):
_func:
mfspr r0,256
stw r0,-4(r1)
oris r0,r0,0xc000
mtspr 256,r0
lvx v0,0,r5
lvx v1,0,r4
lwz r12,-4(r1)
vmaddfp v0,v0,v1,v0
stvx v0,0,r3
mtspr 256,r12
blr
llvm-svn: 26733
2006-03-14 05:52:10 +08:00
|
|
|
// If we have a vector register, we want to emit code into the entry and exit
|
|
|
|
// blocks to save and restore the VRSAVE register. We do this here (instead
|
|
|
|
// of marking all vector instructions as clobbering VRSAVE) for two reasons:
|
|
|
|
//
|
|
|
|
// 1. This (trivially) reduces the load on the register allocator, by not
|
|
|
|
// having to represent the live range of the VRSAVE register.
|
|
|
|
// 2. This (more significantly) allows us to create a temporary virtual
|
|
|
|
// register to hold the saved VRSAVE value, allowing this temporary to be
|
|
|
|
// register allocated, instead of forcing it to be spilled to the stack.
|
2006-03-17 02:25:23 +08:00
|
|
|
|
|
|
|
// Create two vregs - one to hold the VRSAVE register that is live-in to the
|
|
|
|
// function and one for the value after having bits or'd into it.
|
|
|
|
unsigned InVRSAVE = RegMap->createVirtualRegister(&PPC::GPRCRegClass);
|
|
|
|
unsigned UpdatedVRSAVE = RegMap->createVirtualRegister(&PPC::GPRCRegClass);
|
|
|
|
|
2006-11-28 07:37:22 +08:00
|
|
|
const TargetInstrInfo &TII = *TM.getInstrInfo();
|
2006-03-17 02:25:23 +08:00
|
|
|
MachineBasicBlock &EntryBB = *Fn.begin();
|
|
|
|
// Emit the following code into the entry block:
|
|
|
|
// InVRSAVE = MFVRSAVE
|
|
|
|
// UpdatedVRSAVE = UPDATE_VRSAVE InVRSAVE
|
|
|
|
// MTVRSAVE UpdatedVRSAVE
|
|
|
|
MachineBasicBlock::iterator IP = EntryBB.begin(); // Insert Point
|
2006-11-28 07:37:22 +08:00
|
|
|
BuildMI(EntryBB, IP, TII.get(PPC::MFVRSAVE), InVRSAVE);
|
|
|
|
BuildMI(EntryBB, IP, TII.get(PPC::UPDATE_VRSAVE), UpdatedVRSAVE).addReg(InVRSAVE);
|
|
|
|
BuildMI(EntryBB, IP, TII.get(PPC::MTVRSAVE)).addReg(UpdatedVRSAVE);
|
2006-03-17 02:25:23 +08:00
|
|
|
|
|
|
|
// Find all return blocks, outputting a restore in each epilog.
|
|
|
|
for (MachineFunction::iterator BB = Fn.begin(), E = Fn.end(); BB != E; ++BB) {
|
|
|
|
if (!BB->empty() && TII.isReturn(BB->back().getOpcode())) {
|
|
|
|
IP = BB->end(); --IP;
|
|
|
|
|
|
|
|
// Skip over all terminator instructions, which are part of the return
|
|
|
|
// sequence.
|
|
|
|
MachineBasicBlock::iterator I2 = IP;
|
|
|
|
while (I2 != BB->begin() && TII.isTerminatorInstr((--I2)->getOpcode()))
|
|
|
|
IP = I2;
|
|
|
|
|
|
|
|
// Emit: MTVRSAVE InVRSave
|
2006-11-28 07:37:22 +08:00
|
|
|
BuildMI(*BB, IP, TII.get(PPC::MTVRSAVE)).addReg(InVRSAVE);
|
2006-03-17 02:25:23 +08:00
|
|
|
}
|
For functions that use vector registers, save VRSAVE, mark used
registers, and update it on entry to each function, then restore it on exit.
This compiles:
void func(vfloat *a, vfloat *b, vfloat *c) {
*a = *b * *c + *c;
}
to this:
_func:
mfspr r2, 256
oris r6, r2, 49152
mtspr 256, r6
lvx v0, 0, r5
lvx v1, 0, r4
vmaddfp v0, v1, v0, v0
stvx v0, 0, r3
mtspr 256, r2
blr
GCC produces this (which has additional stack accesses):
_func:
mfspr r0,256
stw r0,-4(r1)
oris r0,r0,0xc000
mtspr 256,r0
lvx v0,0,r5
lvx v1,0,r4
lwz r12,-4(r1)
vmaddfp v0,v0,v1,v0
stvx v0,0,r3
mtspr 256,r12
blr
llvm-svn: 26733
2006-03-14 05:52:10 +08:00
|
|
|
}
|
2005-10-07 02:45:51 +08:00
|
|
|
}
|
2005-09-03 09:17:22 +08:00
|
|
|
|
2006-03-17 02:25:23 +08:00
|
|
|
|
2005-08-20 06:38:53 +08:00
|
|
|
/// getGlobalBaseReg - Output the instructions required to put the
|
|
|
|
/// base address to use for accessing globals into a register.
|
|
|
|
///
|
2006-08-26 13:34:46 +08:00
|
|
|
SDNode *PPCDAGToDAGISel::getGlobalBaseReg() {
|
2005-08-20 06:38:53 +08:00
|
|
|
if (!GlobalBaseReg) {
|
2006-11-28 07:37:22 +08:00
|
|
|
const TargetInstrInfo &TII = *TM.getInstrInfo();
|
2005-08-20 06:38:53 +08:00
|
|
|
// Insert the set of GlobalBaseReg into the first MBB of the function
|
|
|
|
MachineBasicBlock &FirstMBB = BB->getParent()->front();
|
|
|
|
MachineBasicBlock::iterator MBBI = FirstMBB.begin();
|
|
|
|
SSARegMap *RegMap = BB->getParent()->getSSARegMap();
|
2006-06-27 08:04:13 +08:00
|
|
|
|
2006-11-15 02:43:11 +08:00
|
|
|
if (PPCLowering.getPointerTy() == MVT::i32) {
|
2006-06-27 08:04:13 +08:00
|
|
|
GlobalBaseReg = RegMap->createVirtualRegister(PPC::GPRCRegisterClass);
|
2006-11-28 07:37:22 +08:00
|
|
|
BuildMI(FirstMBB, MBBI, TII.get(PPC::MovePCtoLR), PPC::LR);
|
|
|
|
BuildMI(FirstMBB, MBBI, TII.get(PPC::MFLR), GlobalBaseReg);
|
2006-11-15 02:43:11 +08:00
|
|
|
} else {
|
2006-06-27 08:04:13 +08:00
|
|
|
GlobalBaseReg = RegMap->createVirtualRegister(PPC::G8RCRegisterClass);
|
2006-11-28 07:37:22 +08:00
|
|
|
BuildMI(FirstMBB, MBBI, TII.get(PPC::MovePCtoLR8), PPC::LR8);
|
|
|
|
BuildMI(FirstMBB, MBBI, TII.get(PPC::MFLR8), GlobalBaseReg);
|
2006-11-15 02:43:11 +08:00
|
|
|
}
|
2005-08-20 06:38:53 +08:00
|
|
|
}
|
2006-08-26 13:34:46 +08:00
|
|
|
return CurDAG->getRegister(GlobalBaseReg, PPCLowering.getPointerTy()).Val;
|
2005-08-20 06:38:53 +08:00
|
|
|
}
|
|
|
|
|
2006-06-27 08:04:13 +08:00
|
|
|
/// isIntS16Immediate - This method tests to see if the node is either a 32-bit
|
|
|
|
/// or 64-bit immediate, and if the value can be accurately represented as a
|
|
|
|
/// sign extension from a 16-bit value. If so, this returns true and the
|
|
|
|
/// immediate.
|
|
|
|
static bool isIntS16Immediate(SDNode *N, short &Imm) {
|
|
|
|
if (N->getOpcode() != ISD::Constant)
|
|
|
|
return false;
|
2005-08-20 06:38:53 +08:00
|
|
|
|
2006-06-27 08:04:13 +08:00
|
|
|
Imm = (short)cast<ConstantSDNode>(N)->getValue();
|
|
|
|
if (N->getValueType(0) == MVT::i32)
|
|
|
|
return Imm == (int32_t)cast<ConstantSDNode>(N)->getValue();
|
|
|
|
else
|
|
|
|
return Imm == (int64_t)cast<ConstantSDNode>(N)->getValue();
|
|
|
|
}
|
|
|
|
|
|
|
|
static bool isIntS16Immediate(SDOperand Op, short &Imm) {
|
|
|
|
return isIntS16Immediate(Op.Val, Imm);
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
/// isInt32Immediate - This method tests to see if the node is a 32-bit constant
|
|
|
|
/// operand. If so Imm will receive the 32-bit value.
|
|
|
|
static bool isInt32Immediate(SDNode *N, unsigned &Imm) {
|
|
|
|
if (N->getOpcode() == ISD::Constant && N->getValueType(0) == MVT::i32) {
|
2005-08-18 13:00:13 +08:00
|
|
|
Imm = cast<ConstantSDNode>(N)->getValue();
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2006-06-27 08:04:13 +08:00
|
|
|
/// isInt64Immediate - This method tests to see if the node is a 64-bit constant
|
|
|
|
/// operand. If so Imm will receive the 64-bit value.
|
|
|
|
static bool isInt64Immediate(SDNode *N, uint64_t &Imm) {
|
2006-09-20 12:33:27 +08:00
|
|
|
if (N->getOpcode() == ISD::Constant && N->getValueType(0) == MVT::i64) {
|
2006-06-27 08:04:13 +08:00
|
|
|
Imm = cast<ConstantSDNode>(N)->getValue();
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
// isInt32Immediate - This method tests to see if a constant operand.
|
|
|
|
// If so Imm will receive the 32 bit value.
|
|
|
|
static bool isInt32Immediate(SDOperand N, unsigned &Imm) {
|
|
|
|
return isInt32Immediate(N.Val, Imm);
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
// isOpcWithIntImmediate - This method tests to see if the node is a specific
|
|
|
|
// opcode and that it has a immediate integer right operand.
|
|
|
|
// If so Imm will receive the 32 bit value.
|
|
|
|
static bool isOpcWithIntImmediate(SDNode *N, unsigned Opc, unsigned& Imm) {
|
|
|
|
return N->getOpcode() == Opc && isInt32Immediate(N->getOperand(1).Val, Imm);
|
|
|
|
}
|
|
|
|
|
2006-09-22 13:01:56 +08:00
|
|
|
bool PPCDAGToDAGISel::isRunOfOnes(unsigned Val, unsigned &MB, unsigned &ME) {
|
2005-08-18 15:30:46 +08:00
|
|
|
if (isShiftedMask_32(Val)) {
|
|
|
|
// look for the first non-zero bit
|
|
|
|
MB = CountLeadingZeros_32(Val);
|
|
|
|
// look for the first zero bit after the run of ones
|
|
|
|
ME = CountLeadingZeros_32((Val - 1) ^ Val);
|
|
|
|
return true;
|
2005-08-25 12:47:18 +08:00
|
|
|
} else {
|
|
|
|
Val = ~Val; // invert mask
|
|
|
|
if (isShiftedMask_32(Val)) {
|
|
|
|
// effectively look for the first zero bit
|
|
|
|
ME = CountLeadingZeros_32(Val) - 1;
|
|
|
|
// effectively look for the first one bit after the run of zeros
|
|
|
|
MB = CountLeadingZeros_32((Val - 1) ^ Val) + 1;
|
|
|
|
return true;
|
|
|
|
}
|
2005-08-18 15:30:46 +08:00
|
|
|
}
|
|
|
|
// no run present
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2006-09-22 13:01:56 +08:00
|
|
|
bool PPCDAGToDAGISel::isRotateAndMask(SDNode *N, unsigned Mask,
|
|
|
|
bool IsShiftMask, unsigned &SH,
|
|
|
|
unsigned &MB, unsigned &ME) {
|
2005-10-19 08:05:37 +08:00
|
|
|
// Don't even go down this path for i64, since different logic will be
|
|
|
|
// necessary for rldicl/rldicr/rldimi.
|
|
|
|
if (N->getValueType(0) != MVT::i32)
|
|
|
|
return false;
|
|
|
|
|
2005-08-18 15:30:46 +08:00
|
|
|
unsigned Shift = 32;
|
|
|
|
unsigned Indeterminant = ~0; // bit mask marking indeterminant results
|
|
|
|
unsigned Opcode = N->getOpcode();
|
2005-08-30 08:59:16 +08:00
|
|
|
if (N->getNumOperands() != 2 ||
|
2006-06-27 08:04:13 +08:00
|
|
|
!isInt32Immediate(N->getOperand(1).Val, Shift) || (Shift > 31))
|
2005-08-18 15:30:46 +08:00
|
|
|
return false;
|
|
|
|
|
|
|
|
if (Opcode == ISD::SHL) {
|
|
|
|
// apply shift left to mask if it comes first
|
|
|
|
if (IsShiftMask) Mask = Mask << Shift;
|
|
|
|
// determine which bits are made indeterminant by shift
|
|
|
|
Indeterminant = ~(0xFFFFFFFFu << Shift);
|
2005-10-16 05:40:12 +08:00
|
|
|
} else if (Opcode == ISD::SRL) {
|
2005-08-18 15:30:46 +08:00
|
|
|
// apply shift right to mask if it comes first
|
|
|
|
if (IsShiftMask) Mask = Mask >> Shift;
|
|
|
|
// determine which bits are made indeterminant by shift
|
|
|
|
Indeterminant = ~(0xFFFFFFFFu >> Shift);
|
|
|
|
// adjust for the left rotate
|
|
|
|
Shift = 32 - Shift;
|
2006-09-22 13:01:56 +08:00
|
|
|
} else if (Opcode == ISD::ROTL) {
|
|
|
|
Indeterminant = 0;
|
2005-08-18 15:30:46 +08:00
|
|
|
} else {
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
// if the mask doesn't intersect any Indeterminant bits
|
|
|
|
if (Mask && !(Mask & Indeterminant)) {
|
2006-05-13 00:29:37 +08:00
|
|
|
SH = Shift & 31;
|
2005-08-18 15:30:46 +08:00
|
|
|
// make sure the mask is still a mask (wrap arounds may not be)
|
|
|
|
return isRunOfOnes(Mask, MB, ME);
|
|
|
|
}
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2005-08-19 08:38:14 +08:00
|
|
|
/// SelectBitfieldInsert - turn an or of two masked values into
|
|
|
|
/// the rotate left word immediate then mask insert (rlwimi) instruction.
|
2005-10-18 08:28:58 +08:00
|
|
|
SDNode *PPCDAGToDAGISel::SelectBitfieldInsert(SDNode *N) {
|
2005-08-19 08:38:14 +08:00
|
|
|
SDOperand Op0 = N->getOperand(0);
|
|
|
|
SDOperand Op1 = N->getOperand(1);
|
|
|
|
|
2006-05-07 08:23:38 +08:00
|
|
|
uint64_t LKZ, LKO, RKZ, RKO;
|
2006-05-09 01:38:32 +08:00
|
|
|
TLI.ComputeMaskedBits(Op0, 0xFFFFFFFFULL, LKZ, LKO);
|
|
|
|
TLI.ComputeMaskedBits(Op1, 0xFFFFFFFFULL, RKZ, RKO);
|
2005-08-19 08:38:14 +08:00
|
|
|
|
2006-05-09 01:38:32 +08:00
|
|
|
unsigned TargetMask = LKZ;
|
|
|
|
unsigned InsertMask = RKZ;
|
|
|
|
|
|
|
|
if ((TargetMask | InsertMask) == 0xFFFFFFFF) {
|
|
|
|
unsigned Op0Opc = Op0.getOpcode();
|
|
|
|
unsigned Op1Opc = Op1.getOpcode();
|
|
|
|
unsigned Value, SH = 0;
|
|
|
|
TargetMask = ~TargetMask;
|
|
|
|
InsertMask = ~InsertMask;
|
2006-05-07 08:23:38 +08:00
|
|
|
|
2006-05-09 01:38:32 +08:00
|
|
|
// If the LHS has a foldable shift and the RHS does not, then swap it to the
|
|
|
|
// RHS so that we can fold the shift into the insert.
|
2006-05-07 08:23:38 +08:00
|
|
|
if (Op0Opc == ISD::AND && Op1Opc == ISD::AND) {
|
|
|
|
if (Op0.getOperand(0).getOpcode() == ISD::SHL ||
|
|
|
|
Op0.getOperand(0).getOpcode() == ISD::SRL) {
|
|
|
|
if (Op1.getOperand(0).getOpcode() != ISD::SHL &&
|
|
|
|
Op1.getOperand(0).getOpcode() != ISD::SRL) {
|
|
|
|
std::swap(Op0, Op1);
|
|
|
|
std::swap(Op0Opc, Op1Opc);
|
2006-05-09 01:38:32 +08:00
|
|
|
std::swap(TargetMask, InsertMask);
|
2006-05-07 08:23:38 +08:00
|
|
|
}
|
|
|
|
}
|
2006-05-09 01:38:32 +08:00
|
|
|
} else if (Op0Opc == ISD::SHL || Op0Opc == ISD::SRL) {
|
|
|
|
if (Op1Opc == ISD::AND && Op1.getOperand(0).getOpcode() != ISD::SHL &&
|
|
|
|
Op1.getOperand(0).getOpcode() != ISD::SRL) {
|
|
|
|
std::swap(Op0, Op1);
|
|
|
|
std::swap(Op0Opc, Op1Opc);
|
|
|
|
std::swap(TargetMask, InsertMask);
|
|
|
|
}
|
2005-08-19 08:38:14 +08:00
|
|
|
}
|
2006-05-07 08:23:38 +08:00
|
|
|
|
|
|
|
unsigned MB, ME;
|
2006-05-13 00:29:37 +08:00
|
|
|
if (InsertMask && isRunOfOnes(InsertMask, MB, ME)) {
|
2006-05-07 08:23:38 +08:00
|
|
|
SDOperand Tmp1, Tmp2, Tmp3;
|
2006-05-09 01:38:32 +08:00
|
|
|
bool DisjointMask = (TargetMask ^ InsertMask) == 0xFFFFFFFF;
|
2006-05-07 08:23:38 +08:00
|
|
|
|
|
|
|
if ((Op1Opc == ISD::SHL || Op1Opc == ISD::SRL) &&
|
2006-06-27 08:04:13 +08:00
|
|
|
isInt32Immediate(Op1.getOperand(1), Value)) {
|
2006-05-07 08:23:38 +08:00
|
|
|
Op1 = Op1.getOperand(0);
|
|
|
|
SH = (Op1Opc == ISD::SHL) ? Value : 32 - Value;
|
2005-08-19 08:38:14 +08:00
|
|
|
}
|
2006-05-07 08:23:38 +08:00
|
|
|
if (Op1Opc == ISD::AND) {
|
|
|
|
unsigned SHOpc = Op1.getOperand(0).getOpcode();
|
|
|
|
if ((SHOpc == ISD::SHL || SHOpc == ISD::SRL) &&
|
2006-06-27 08:04:13 +08:00
|
|
|
isInt32Immediate(Op1.getOperand(0).getOperand(1), Value)) {
|
2006-05-07 08:23:38 +08:00
|
|
|
Op1 = Op1.getOperand(0).getOperand(0);
|
|
|
|
SH = (SHOpc == ISD::SHL) ? Value : 32 - Value;
|
|
|
|
} else {
|
|
|
|
Op1 = Op1.getOperand(0);
|
|
|
|
}
|
2005-08-19 08:38:14 +08:00
|
|
|
}
|
2006-05-07 08:23:38 +08:00
|
|
|
|
|
|
|
Tmp3 = (Op0Opc == ISD::AND && DisjointMask) ? Op0.getOperand(0) : Op0;
|
2006-08-26 09:07:58 +08:00
|
|
|
AddToISelQueue(Tmp3);
|
|
|
|
AddToISelQueue(Op1);
|
2006-05-13 00:29:37 +08:00
|
|
|
SH &= 31;
|
2006-08-27 16:14:06 +08:00
|
|
|
SDOperand Ops[] = { Tmp3, Op1, getI32Imm(SH), getI32Imm(MB),
|
|
|
|
getI32Imm(ME) };
|
|
|
|
return CurDAG->getTargetNode(PPC::RLWIMI, MVT::i32, Ops, 5);
|
2005-08-19 08:38:14 +08:00
|
|
|
}
|
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2005-08-22 02:50:37 +08:00
|
|
|
/// SelectCC - Select a comparison of the specified values with the specified
|
|
|
|
/// condition code, returning the CR# of the expression.
|
2005-10-18 08:28:58 +08:00
|
|
|
SDOperand PPCDAGToDAGISel::SelectCC(SDOperand LHS, SDOperand RHS,
|
|
|
|
ISD::CondCode CC) {
|
2005-08-22 02:50:37 +08:00
|
|
|
// Always select the LHS.
|
2006-08-26 09:07:58 +08:00
|
|
|
AddToISelQueue(LHS);
|
2006-06-27 08:04:13 +08:00
|
|
|
unsigned Opc;
|
|
|
|
|
|
|
|
if (LHS.getValueType() == MVT::i32) {
|
2006-06-27 08:10:13 +08:00
|
|
|
unsigned Imm;
|
Two improvements:
1. Codegen this comparison:
if (X == 0x8000)
as:
cmplwi cr0, r3, 32768
bne cr0, LBB1_2 ;cond_next
instead of:
lis r2, 0
ori r2, r2, 32768
cmpw cr0, r3, r2
bne cr0, LBB1_2 ;cond_next
2. Codegen this comparison:
if (X == 0x12345678)
as:
xoris r2, r3, 4660
cmplwi cr0, r2, 22136
bne cr0, LBB1_2 ;cond_next
instead of:
lis r2, 4660
ori r2, r2, 22136
cmpw cr0, r3, r2
bne cr0, LBB1_2 ;cond_next
llvm-svn: 30509
2006-09-20 12:25:47 +08:00
|
|
|
if (CC == ISD::SETEQ || CC == ISD::SETNE) {
|
|
|
|
if (isInt32Immediate(RHS, Imm)) {
|
|
|
|
// SETEQ/SETNE comparison with 16-bit immediate, fold it.
|
|
|
|
if (isUInt16(Imm))
|
|
|
|
return SDOperand(CurDAG->getTargetNode(PPC::CMPLWI, MVT::i32, LHS,
|
|
|
|
getI32Imm(Imm & 0xFFFF)), 0);
|
|
|
|
// If this is a 16-bit signed immediate, fold it.
|
Fix a bug which caused us to never be able to use signed comparisons for
equality comparisons of a constant. This allows us to codegen the 'sintzero'
loop in PR1288 as:
LBB1_1: ;cond_next
li r4, 0
addi r2, r2, 1
stw r4, 0(r3)
addi r3, r3, 4
cmpwi cr0, r2, -1
bne cr0, LBB1_1 ;cond_next
instead of:
LBB1_1: ;cond_next
addi r2, r2, 1
li r4, 0
xoris r5, r2, 65535
stw r4, 0(r3)
addi r3, r3, 4
cmplwi cr0, r5, 65535
bne cr0, LBB1_1 ;cond_next
This implements CodeGen/PowerPC/compare-simm.ll, and also cuts 74
instructions out of kc++.
llvm-svn: 35590
2007-04-02 13:59:42 +08:00
|
|
|
if (isInt16((int)Imm))
|
Two improvements:
1. Codegen this comparison:
if (X == 0x8000)
as:
cmplwi cr0, r3, 32768
bne cr0, LBB1_2 ;cond_next
instead of:
lis r2, 0
ori r2, r2, 32768
cmpw cr0, r3, r2
bne cr0, LBB1_2 ;cond_next
2. Codegen this comparison:
if (X == 0x12345678)
as:
xoris r2, r3, 4660
cmplwi cr0, r2, 22136
bne cr0, LBB1_2 ;cond_next
instead of:
lis r2, 4660
ori r2, r2, 22136
cmpw cr0, r3, r2
bne cr0, LBB1_2 ;cond_next
llvm-svn: 30509
2006-09-20 12:25:47 +08:00
|
|
|
return SDOperand(CurDAG->getTargetNode(PPC::CMPWI, MVT::i32, LHS,
|
|
|
|
getI32Imm(Imm & 0xFFFF)), 0);
|
|
|
|
|
|
|
|
// For non-equality comparisons, the default code would materialize the
|
|
|
|
// constant, then compare against it, like this:
|
|
|
|
// lis r2, 4660
|
|
|
|
// ori r2, r2, 22136
|
|
|
|
// cmpw cr0, r3, r2
|
|
|
|
// Since we are just comparing for equality, we can emit this instead:
|
|
|
|
// xoris r0,r3,0x1234
|
|
|
|
// cmplwi cr0,r0,0x5678
|
|
|
|
// beq cr0,L6
|
|
|
|
SDOperand Xor(CurDAG->getTargetNode(PPC::XORIS, MVT::i32, LHS,
|
|
|
|
getI32Imm(Imm >> 16)), 0);
|
|
|
|
return SDOperand(CurDAG->getTargetNode(PPC::CMPLWI, MVT::i32, Xor,
|
|
|
|
getI32Imm(Imm & 0xFFFF)), 0);
|
|
|
|
}
|
|
|
|
Opc = PPC::CMPLW;
|
|
|
|
} else if (ISD::isUnsignedIntSetCC(CC)) {
|
2006-06-27 08:04:13 +08:00
|
|
|
if (isInt32Immediate(RHS, Imm) && isUInt16(Imm))
|
|
|
|
return SDOperand(CurDAG->getTargetNode(PPC::CMPLWI, MVT::i32, LHS,
|
|
|
|
getI32Imm(Imm & 0xFFFF)), 0);
|
|
|
|
Opc = PPC::CMPLW;
|
|
|
|
} else {
|
|
|
|
short SImm;
|
|
|
|
if (isIntS16Immediate(RHS, SImm))
|
|
|
|
return SDOperand(CurDAG->getTargetNode(PPC::CMPWI, MVT::i32, LHS,
|
|
|
|
getI32Imm((int)SImm & 0xFFFF)),
|
|
|
|
0);
|
|
|
|
Opc = PPC::CMPW;
|
|
|
|
}
|
|
|
|
} else if (LHS.getValueType() == MVT::i64) {
|
|
|
|
uint64_t Imm;
|
2006-09-20 12:33:27 +08:00
|
|
|
if (CC == ISD::SETEQ || CC == ISD::SETNE) {
|
|
|
|
if (isInt64Immediate(RHS.Val, Imm)) {
|
|
|
|
// SETEQ/SETNE comparison with 16-bit immediate, fold it.
|
|
|
|
if (isUInt16(Imm))
|
|
|
|
return SDOperand(CurDAG->getTargetNode(PPC::CMPLDI, MVT::i64, LHS,
|
|
|
|
getI32Imm(Imm & 0xFFFF)), 0);
|
|
|
|
// If this is a 16-bit signed immediate, fold it.
|
|
|
|
if (isInt16(Imm))
|
|
|
|
return SDOperand(CurDAG->getTargetNode(PPC::CMPDI, MVT::i64, LHS,
|
|
|
|
getI32Imm(Imm & 0xFFFF)), 0);
|
|
|
|
|
|
|
|
// For non-equality comparisons, the default code would materialize the
|
|
|
|
// constant, then compare against it, like this:
|
|
|
|
// lis r2, 4660
|
|
|
|
// ori r2, r2, 22136
|
|
|
|
// cmpd cr0, r3, r2
|
|
|
|
// Since we are just comparing for equality, we can emit this instead:
|
|
|
|
// xoris r0,r3,0x1234
|
|
|
|
// cmpldi cr0,r0,0x5678
|
|
|
|
// beq cr0,L6
|
|
|
|
if (isUInt32(Imm)) {
|
|
|
|
SDOperand Xor(CurDAG->getTargetNode(PPC::XORIS8, MVT::i64, LHS,
|
|
|
|
getI64Imm(Imm >> 16)), 0);
|
|
|
|
return SDOperand(CurDAG->getTargetNode(PPC::CMPLDI, MVT::i64, Xor,
|
|
|
|
getI64Imm(Imm & 0xFFFF)), 0);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
Opc = PPC::CMPLD;
|
|
|
|
} else if (ISD::isUnsignedIntSetCC(CC)) {
|
2006-06-27 08:04:13 +08:00
|
|
|
if (isInt64Immediate(RHS.Val, Imm) && isUInt16(Imm))
|
|
|
|
return SDOperand(CurDAG->getTargetNode(PPC::CMPLDI, MVT::i64, LHS,
|
|
|
|
getI64Imm(Imm & 0xFFFF)), 0);
|
|
|
|
Opc = PPC::CMPLD;
|
|
|
|
} else {
|
|
|
|
short SImm;
|
|
|
|
if (isIntS16Immediate(RHS, SImm))
|
|
|
|
return SDOperand(CurDAG->getTargetNode(PPC::CMPDI, MVT::i64, LHS,
|
2006-09-20 12:33:27 +08:00
|
|
|
getI64Imm(SImm & 0xFFFF)),
|
2006-06-27 08:04:13 +08:00
|
|
|
0);
|
|
|
|
Opc = PPC::CMPD;
|
|
|
|
}
|
2005-10-01 09:35:02 +08:00
|
|
|
} else if (LHS.getValueType() == MVT::f32) {
|
2006-06-27 08:04:13 +08:00
|
|
|
Opc = PPC::FCMPUS;
|
2005-08-22 02:50:37 +08:00
|
|
|
} else {
|
2006-06-27 08:04:13 +08:00
|
|
|
assert(LHS.getValueType() == MVT::f64 && "Unknown vt!");
|
|
|
|
Opc = PPC::FCMPUD;
|
2005-08-22 02:50:37 +08:00
|
|
|
}
|
2006-08-26 09:07:58 +08:00
|
|
|
AddToISelQueue(RHS);
|
2006-06-27 08:04:13 +08:00
|
|
|
return SDOperand(CurDAG->getTargetNode(Opc, MVT::i32, LHS, RHS), 0);
|
2005-08-22 02:50:37 +08:00
|
|
|
}
|
|
|
|
|
2006-11-18 06:10:59 +08:00
|
|
|
static PPC::Predicate getPredicateForSetCC(ISD::CondCode CC) {
|
2005-08-22 02:50:37 +08:00
|
|
|
switch (CC) {
|
|
|
|
default: assert(0 && "Unknown condition!"); abort();
|
2005-10-29 04:49:47 +08:00
|
|
|
case ISD::SETOEQ: // FIXME: This is incorrect see PR642.
|
2006-05-26 00:54:16 +08:00
|
|
|
case ISD::SETUEQ:
|
2006-11-18 06:10:59 +08:00
|
|
|
case ISD::SETEQ: return PPC::PRED_EQ;
|
2005-10-29 04:49:47 +08:00
|
|
|
case ISD::SETONE: // FIXME: This is incorrect see PR642.
|
2006-05-26 00:54:16 +08:00
|
|
|
case ISD::SETUNE:
|
2006-11-18 06:10:59 +08:00
|
|
|
case ISD::SETNE: return PPC::PRED_NE;
|
2005-10-29 04:49:47 +08:00
|
|
|
case ISD::SETOLT: // FIXME: This is incorrect see PR642.
|
2005-08-22 02:50:37 +08:00
|
|
|
case ISD::SETULT:
|
2006-11-18 06:10:59 +08:00
|
|
|
case ISD::SETLT: return PPC::PRED_LT;
|
2005-10-29 04:49:47 +08:00
|
|
|
case ISD::SETOLE: // FIXME: This is incorrect see PR642.
|
2005-08-22 02:50:37 +08:00
|
|
|
case ISD::SETULE:
|
2006-11-18 06:10:59 +08:00
|
|
|
case ISD::SETLE: return PPC::PRED_LE;
|
2005-10-29 04:49:47 +08:00
|
|
|
case ISD::SETOGT: // FIXME: This is incorrect see PR642.
|
2005-08-22 02:50:37 +08:00
|
|
|
case ISD::SETUGT:
|
2006-11-18 06:10:59 +08:00
|
|
|
case ISD::SETGT: return PPC::PRED_GT;
|
2005-10-29 04:49:47 +08:00
|
|
|
case ISD::SETOGE: // FIXME: This is incorrect see PR642.
|
2005-08-22 02:50:37 +08:00
|
|
|
case ISD::SETUGE:
|
2006-11-18 06:10:59 +08:00
|
|
|
case ISD::SETGE: return PPC::PRED_GE;
|
2005-10-29 04:32:44 +08:00
|
|
|
|
2006-11-18 06:10:59 +08:00
|
|
|
case ISD::SETO: return PPC::PRED_NU;
|
|
|
|
case ISD::SETUO: return PPC::PRED_UN;
|
2005-08-22 02:50:37 +08:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2005-08-26 04:08:18 +08:00
|
|
|
/// getCRIdxForSetCC - Return the index of the condition register field
|
|
|
|
/// associated with the SetCC condition, and whether or not the field is
|
|
|
|
/// treated as inverted. That is, lt = 0; ge = 0 inverted.
|
|
|
|
static unsigned getCRIdxForSetCC(ISD::CondCode CC, bool& Inv) {
|
|
|
|
switch (CC) {
|
|
|
|
default: assert(0 && "Unknown condition!"); abort();
|
2005-10-29 04:49:47 +08:00
|
|
|
case ISD::SETOLT: // FIXME: This is incorrect see PR642.
|
2005-08-26 04:08:18 +08:00
|
|
|
case ISD::SETULT:
|
|
|
|
case ISD::SETLT: Inv = false; return 0;
|
2005-10-29 04:49:47 +08:00
|
|
|
case ISD::SETOGE: // FIXME: This is incorrect see PR642.
|
2005-08-26 04:08:18 +08:00
|
|
|
case ISD::SETUGE:
|
|
|
|
case ISD::SETGE: Inv = true; return 0;
|
2005-10-29 04:49:47 +08:00
|
|
|
case ISD::SETOGT: // FIXME: This is incorrect see PR642.
|
2005-08-26 04:08:18 +08:00
|
|
|
case ISD::SETUGT:
|
|
|
|
case ISD::SETGT: Inv = false; return 1;
|
2005-10-29 04:49:47 +08:00
|
|
|
case ISD::SETOLE: // FIXME: This is incorrect see PR642.
|
2005-08-26 04:08:18 +08:00
|
|
|
case ISD::SETULE:
|
|
|
|
case ISD::SETLE: Inv = true; return 1;
|
2005-10-29 04:49:47 +08:00
|
|
|
case ISD::SETOEQ: // FIXME: This is incorrect see PR642.
|
2006-05-26 02:06:16 +08:00
|
|
|
case ISD::SETUEQ:
|
2005-08-26 04:08:18 +08:00
|
|
|
case ISD::SETEQ: Inv = false; return 2;
|
2005-10-29 04:49:47 +08:00
|
|
|
case ISD::SETONE: // FIXME: This is incorrect see PR642.
|
2006-05-26 02:06:16 +08:00
|
|
|
case ISD::SETUNE:
|
2005-08-26 04:08:18 +08:00
|
|
|
case ISD::SETNE: Inv = true; return 2;
|
2005-10-29 04:32:44 +08:00
|
|
|
case ISD::SETO: Inv = true; return 3;
|
|
|
|
case ISD::SETUO: Inv = false; return 3;
|
2005-08-26 04:08:18 +08:00
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
2005-08-22 06:31:09 +08:00
|
|
|
|
2006-08-16 07:48:22 +08:00
|
|
|
SDNode *PPCDAGToDAGISel::SelectSETCC(SDOperand Op) {
|
2005-10-07 03:03:35 +08:00
|
|
|
SDNode *N = Op.Val;
|
|
|
|
unsigned Imm;
|
|
|
|
ISD::CondCode CC = cast<CondCodeSDNode>(N->getOperand(2))->get();
|
2006-06-27 08:04:13 +08:00
|
|
|
if (isInt32Immediate(N->getOperand(1), Imm)) {
|
2005-10-07 03:03:35 +08:00
|
|
|
// We can codegen setcc op, imm very efficiently compared to a brcond.
|
|
|
|
// Check for those cases here.
|
|
|
|
// setcc op, 0
|
|
|
|
if (Imm == 0) {
|
2006-08-26 09:07:58 +08:00
|
|
|
SDOperand Op = N->getOperand(0);
|
|
|
|
AddToISelQueue(Op);
|
2005-10-07 03:03:35 +08:00
|
|
|
switch (CC) {
|
2005-10-22 05:17:10 +08:00
|
|
|
default: break;
|
2006-08-27 16:14:06 +08:00
|
|
|
case ISD::SETEQ: {
|
2006-02-09 15:17:49 +08:00
|
|
|
Op = SDOperand(CurDAG->getTargetNode(PPC::CNTLZW, MVT::i32, Op), 0);
|
2006-08-27 16:14:06 +08:00
|
|
|
SDOperand Ops[] = { Op, getI32Imm(27), getI32Imm(5), getI32Imm(31) };
|
|
|
|
return CurDAG->SelectNodeTo(N, PPC::RLWINM, MVT::i32, Ops, 4);
|
|
|
|
}
|
2005-10-22 05:17:10 +08:00
|
|
|
case ISD::SETNE: {
|
2006-02-09 15:17:49 +08:00
|
|
|
SDOperand AD =
|
|
|
|
SDOperand(CurDAG->getTargetNode(PPC::ADDIC, MVT::i32, MVT::Flag,
|
|
|
|
Op, getI32Imm(~0U)), 0);
|
2005-12-01 06:53:06 +08:00
|
|
|
return CurDAG->SelectNodeTo(N, PPC::SUBFE, MVT::i32, AD, Op,
|
2006-08-26 16:00:10 +08:00
|
|
|
AD.getValue(1));
|
2005-10-22 05:17:10 +08:00
|
|
|
}
|
2006-08-27 16:14:06 +08:00
|
|
|
case ISD::SETLT: {
|
|
|
|
SDOperand Ops[] = { Op, getI32Imm(1), getI32Imm(31), getI32Imm(31) };
|
|
|
|
return CurDAG->SelectNodeTo(N, PPC::RLWINM, MVT::i32, Ops, 4);
|
|
|
|
}
|
2005-10-22 05:17:10 +08:00
|
|
|
case ISD::SETGT: {
|
2006-02-09 15:17:49 +08:00
|
|
|
SDOperand T =
|
|
|
|
SDOperand(CurDAG->getTargetNode(PPC::NEG, MVT::i32, Op), 0);
|
|
|
|
T = SDOperand(CurDAG->getTargetNode(PPC::ANDC, MVT::i32, T, Op), 0);
|
2006-08-27 16:14:06 +08:00
|
|
|
SDOperand Ops[] = { T, getI32Imm(1), getI32Imm(31), getI32Imm(31) };
|
|
|
|
return CurDAG->SelectNodeTo(N, PPC::RLWINM, MVT::i32, Ops, 4);
|
2005-10-22 05:17:10 +08:00
|
|
|
}
|
2005-10-07 03:03:35 +08:00
|
|
|
}
|
|
|
|
} else if (Imm == ~0U) { // setcc op, -1
|
2006-08-26 09:07:58 +08:00
|
|
|
SDOperand Op = N->getOperand(0);
|
|
|
|
AddToISelQueue(Op);
|
2005-10-07 03:03:35 +08:00
|
|
|
switch (CC) {
|
2005-10-22 05:17:10 +08:00
|
|
|
default: break;
|
|
|
|
case ISD::SETEQ:
|
2006-02-09 15:17:49 +08:00
|
|
|
Op = SDOperand(CurDAG->getTargetNode(PPC::ADDIC, MVT::i32, MVT::Flag,
|
|
|
|
Op, getI32Imm(1)), 0);
|
2005-12-01 06:53:06 +08:00
|
|
|
return CurDAG->SelectNodeTo(N, PPC::ADDZE, MVT::i32,
|
2006-02-09 15:17:49 +08:00
|
|
|
SDOperand(CurDAG->getTargetNode(PPC::LI, MVT::i32,
|
|
|
|
getI32Imm(0)), 0),
|
2006-08-26 16:00:10 +08:00
|
|
|
Op.getValue(1));
|
2005-10-22 05:17:10 +08:00
|
|
|
case ISD::SETNE: {
|
2006-02-09 15:17:49 +08:00
|
|
|
Op = SDOperand(CurDAG->getTargetNode(PPC::NOR, MVT::i32, Op, Op), 0);
|
|
|
|
SDNode *AD = CurDAG->getTargetNode(PPC::ADDIC, MVT::i32, MVT::Flag,
|
|
|
|
Op, getI32Imm(~0U));
|
2006-05-17 07:54:25 +08:00
|
|
|
return CurDAG->SelectNodeTo(N, PPC::SUBFE, MVT::i32, SDOperand(AD, 0),
|
2006-08-26 16:00:10 +08:00
|
|
|
Op, SDOperand(AD, 1));
|
2005-10-22 05:17:10 +08:00
|
|
|
}
|
|
|
|
case ISD::SETLT: {
|
2006-02-09 15:17:49 +08:00
|
|
|
SDOperand AD = SDOperand(CurDAG->getTargetNode(PPC::ADDI, MVT::i32, Op,
|
|
|
|
getI32Imm(1)), 0);
|
|
|
|
SDOperand AN = SDOperand(CurDAG->getTargetNode(PPC::AND, MVT::i32, AD,
|
|
|
|
Op), 0);
|
2006-08-27 16:14:06 +08:00
|
|
|
SDOperand Ops[] = { AN, getI32Imm(1), getI32Imm(31), getI32Imm(31) };
|
|
|
|
return CurDAG->SelectNodeTo(N, PPC::RLWINM, MVT::i32, Ops, 4);
|
2005-10-22 05:17:10 +08:00
|
|
|
}
|
2006-08-27 16:14:06 +08:00
|
|
|
case ISD::SETGT: {
|
|
|
|
SDOperand Ops[] = { Op, getI32Imm(1), getI32Imm(31), getI32Imm(31) };
|
|
|
|
Op = SDOperand(CurDAG->getTargetNode(PPC::RLWINM, MVT::i32, Ops, 4), 0);
|
2006-08-16 07:48:22 +08:00
|
|
|
return CurDAG->SelectNodeTo(N, PPC::XORI, MVT::i32, Op,
|
2006-08-26 16:00:10 +08:00
|
|
|
getI32Imm(1));
|
2005-10-07 03:03:35 +08:00
|
|
|
}
|
2006-08-27 16:14:06 +08:00
|
|
|
}
|
2005-10-07 03:03:35 +08:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
bool Inv;
|
|
|
|
unsigned Idx = getCRIdxForSetCC(CC, Inv);
|
|
|
|
SDOperand CCReg = SelectCC(N->getOperand(0), N->getOperand(1), CC);
|
|
|
|
SDOperand IntCR;
|
|
|
|
|
|
|
|
// Force the ccreg into CR7.
|
|
|
|
SDOperand CR7Reg = CurDAG->getRegister(PPC::CR7, MVT::i32);
|
|
|
|
|
2005-12-07 04:56:18 +08:00
|
|
|
SDOperand InFlag(0, 0); // Null incoming flag value.
|
2005-12-01 11:50:19 +08:00
|
|
|
CCReg = CurDAG->getCopyToReg(CurDAG->getEntryNode(), CR7Reg, CCReg,
|
|
|
|
InFlag).getValue(1);
|
2005-10-07 03:03:35 +08:00
|
|
|
|
|
|
|
if (TLI.getTargetMachine().getSubtarget<PPCSubtarget>().isGigaProcessor())
|
2006-02-09 15:17:49 +08:00
|
|
|
IntCR = SDOperand(CurDAG->getTargetNode(PPC::MFOCRF, MVT::i32, CR7Reg,
|
|
|
|
CCReg), 0);
|
2005-10-07 03:03:35 +08:00
|
|
|
else
|
2006-02-09 15:17:49 +08:00
|
|
|
IntCR = SDOperand(CurDAG->getTargetNode(PPC::MFCR, MVT::i32, CCReg), 0);
|
2005-10-07 03:03:35 +08:00
|
|
|
|
2006-08-27 16:14:06 +08:00
|
|
|
SDOperand Ops[] = { IntCR, getI32Imm((32-(3-Idx)) & 31),
|
|
|
|
getI32Imm(31), getI32Imm(31) };
|
2005-10-07 03:03:35 +08:00
|
|
|
if (!Inv) {
|
2006-08-27 16:14:06 +08:00
|
|
|
return CurDAG->SelectNodeTo(N, PPC::RLWINM, MVT::i32, Ops, 4);
|
2005-10-07 03:03:35 +08:00
|
|
|
} else {
|
|
|
|
SDOperand Tmp =
|
2006-08-27 16:14:06 +08:00
|
|
|
SDOperand(CurDAG->getTargetNode(PPC::RLWINM, MVT::i32, Ops, 4), 0);
|
2006-08-26 16:00:10 +08:00
|
|
|
return CurDAG->SelectNodeTo(N, PPC::XORI, MVT::i32, Tmp, getI32Imm(1));
|
2005-10-07 03:03:35 +08:00
|
|
|
}
|
|
|
|
}
|
2005-10-07 02:56:10 +08:00
|
|
|
|
2005-10-07 03:07:45 +08:00
|
|
|
|
2005-08-18 03:33:03 +08:00
|
|
|
// Select - Convert the specified operand from a target-independent to a
|
|
|
|
// target-specific node if it hasn't already been changed.
|
2006-08-26 13:34:46 +08:00
|
|
|
SDNode *PPCDAGToDAGISel::Select(SDOperand Op) {
|
2005-08-18 03:33:03 +08:00
|
|
|
SDNode *N = Op.Val;
|
2005-08-27 04:25:03 +08:00
|
|
|
if (N->getOpcode() >= ISD::BUILTIN_OP_END &&
|
2006-08-26 13:34:46 +08:00
|
|
|
N->getOpcode() < PPCISD::FIRST_NUMBER)
|
2006-08-11 17:08:15 +08:00
|
|
|
return NULL; // Already selected.
|
2005-09-29 08:59:32 +08:00
|
|
|
|
2005-08-18 03:33:03 +08:00
|
|
|
switch (N->getOpcode()) {
|
2005-09-08 07:45:15 +08:00
|
|
|
default: break;
|
2006-12-12 21:23:43 +08:00
|
|
|
|
|
|
|
case ISD::Constant: {
|
|
|
|
if (N->getValueType(0) == MVT::i64) {
|
|
|
|
// Get 64 bit value.
|
|
|
|
int64_t Imm = cast<ConstantSDNode>(N)->getValue();
|
|
|
|
// Assume no remaining bits.
|
|
|
|
unsigned Remainder = 0;
|
|
|
|
// Assume no shift required.
|
|
|
|
unsigned Shift = 0;
|
|
|
|
|
|
|
|
// If it can't be represented as a 32 bit value.
|
|
|
|
if (!isInt32(Imm)) {
|
|
|
|
Shift = CountTrailingZeros_64(Imm);
|
|
|
|
int64_t ImmSh = static_cast<uint64_t>(Imm) >> Shift;
|
|
|
|
|
|
|
|
// If the shifted value fits 32 bits.
|
|
|
|
if (isInt32(ImmSh)) {
|
|
|
|
// Go with the shifted value.
|
|
|
|
Imm = ImmSh;
|
|
|
|
} else {
|
|
|
|
// Still stuck with a 64 bit value.
|
|
|
|
Remainder = Imm;
|
|
|
|
Shift = 32;
|
|
|
|
Imm >>= 32;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
// Intermediate operand.
|
|
|
|
SDNode *Result;
|
|
|
|
|
|
|
|
// Handle first 32 bits.
|
|
|
|
unsigned Lo = Imm & 0xFFFF;
|
|
|
|
unsigned Hi = (Imm >> 16) & 0xFFFF;
|
|
|
|
|
|
|
|
// Simple value.
|
|
|
|
if (isInt16(Imm)) {
|
|
|
|
// Just the Lo bits.
|
|
|
|
Result = CurDAG->getTargetNode(PPC::LI8, MVT::i64, getI32Imm(Lo));
|
|
|
|
} else if (Lo) {
|
|
|
|
// Handle the Hi bits.
|
|
|
|
unsigned OpC = Hi ? PPC::LIS8 : PPC::LI8;
|
|
|
|
Result = CurDAG->getTargetNode(OpC, MVT::i64, getI32Imm(Hi));
|
|
|
|
// And Lo bits.
|
|
|
|
Result = CurDAG->getTargetNode(PPC::ORI8, MVT::i64,
|
|
|
|
SDOperand(Result, 0), getI32Imm(Lo));
|
|
|
|
} else {
|
|
|
|
// Just the Hi bits.
|
|
|
|
Result = CurDAG->getTargetNode(PPC::LIS8, MVT::i64, getI32Imm(Hi));
|
|
|
|
}
|
|
|
|
|
|
|
|
// If no shift, we're done.
|
|
|
|
if (!Shift) return Result;
|
|
|
|
|
|
|
|
// Shift for next step if the upper 32-bits were not zero.
|
|
|
|
if (Imm) {
|
|
|
|
Result = CurDAG->getTargetNode(PPC::RLDICR, MVT::i64,
|
|
|
|
SDOperand(Result, 0),
|
|
|
|
getI32Imm(Shift), getI32Imm(63 - Shift));
|
|
|
|
}
|
|
|
|
|
|
|
|
// Add in the last bits as required.
|
|
|
|
if ((Hi = (Remainder >> 16) & 0xFFFF)) {
|
|
|
|
Result = CurDAG->getTargetNode(PPC::ORIS8, MVT::i64,
|
|
|
|
SDOperand(Result, 0), getI32Imm(Hi));
|
|
|
|
}
|
|
|
|
if ((Lo = Remainder & 0xFFFF)) {
|
|
|
|
Result = CurDAG->getTargetNode(PPC::ORI8, MVT::i64,
|
|
|
|
SDOperand(Result, 0), getI32Imm(Lo));
|
|
|
|
}
|
|
|
|
|
|
|
|
return Result;
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
2006-02-09 08:37:58 +08:00
|
|
|
case ISD::SETCC:
|
2006-08-16 07:48:22 +08:00
|
|
|
return SelectSETCC(Op);
|
2006-02-09 08:37:58 +08:00
|
|
|
case PPCISD::GlobalBaseReg:
|
2006-08-26 13:34:46 +08:00
|
|
|
return getGlobalBaseReg();
|
2005-11-17 15:30:41 +08:00
|
|
|
|
2005-08-25 08:45:43 +08:00
|
|
|
case ISD::FrameIndex: {
|
|
|
|
int FI = cast<FrameIndexSDNode>(N)->getIndex();
|
2006-06-27 08:04:13 +08:00
|
|
|
SDOperand TFI = CurDAG->getTargetFrameIndex(FI, Op.getValueType());
|
|
|
|
unsigned Opc = Op.getValueType() == MVT::i32 ? PPC::ADDI : PPC::ADDI8;
|
2006-08-16 07:48:22 +08:00
|
|
|
if (N->hasOneUse())
|
|
|
|
return CurDAG->SelectNodeTo(N, Opc, Op.getValueType(), TFI,
|
2006-08-26 16:00:10 +08:00
|
|
|
getSmallIPtrImm(0));
|
2006-08-16 07:48:22 +08:00
|
|
|
return CurDAG->getTargetNode(Opc, Op.getValueType(), TFI,
|
|
|
|
getSmallIPtrImm(0));
|
2005-08-25 08:45:43 +08:00
|
|
|
}
|
2006-03-26 18:06:40 +08:00
|
|
|
|
|
|
|
case PPCISD::MFCR: {
|
2006-08-26 09:07:58 +08:00
|
|
|
SDOperand InFlag = N->getOperand(1);
|
|
|
|
AddToISelQueue(InFlag);
|
2006-03-26 18:06:40 +08:00
|
|
|
// Use MFOCRF if supported.
|
|
|
|
if (TLI.getTargetMachine().getSubtarget<PPCSubtarget>().isGigaProcessor())
|
2006-08-16 07:48:22 +08:00
|
|
|
return CurDAG->getTargetNode(PPC::MFOCRF, MVT::i32,
|
|
|
|
N->getOperand(0), InFlag);
|
2006-03-26 18:06:40 +08:00
|
|
|
else
|
2006-08-16 07:48:22 +08:00
|
|
|
return CurDAG->getTargetNode(PPC::MFCR, MVT::i32, InFlag);
|
2006-03-26 18:06:40 +08:00
|
|
|
}
|
|
|
|
|
2005-09-29 06:50:24 +08:00
|
|
|
case ISD::SDIV: {
|
2005-10-21 08:02:42 +08:00
|
|
|
// FIXME: since this depends on the setting of the carry flag from the srawi
|
|
|
|
// we should really be making notes about that for the scheduler.
|
|
|
|
// FIXME: It sure would be nice if we could cheaply recognize the
|
|
|
|
// srl/add/sra pattern the dag combiner will generate for this as
|
|
|
|
// sra/addze rather than having to handle sdiv ourselves. oh well.
|
2005-08-26 01:50:06 +08:00
|
|
|
unsigned Imm;
|
2006-06-27 08:04:13 +08:00
|
|
|
if (isInt32Immediate(N->getOperand(1), Imm)) {
|
2006-08-26 09:07:58 +08:00
|
|
|
SDOperand N0 = N->getOperand(0);
|
|
|
|
AddToISelQueue(N0);
|
2005-08-26 01:50:06 +08:00
|
|
|
if ((signed)Imm > 0 && isPowerOf2_32(Imm)) {
|
2006-02-09 15:17:49 +08:00
|
|
|
SDNode *Op =
|
2005-08-26 01:50:06 +08:00
|
|
|
CurDAG->getTargetNode(PPC::SRAWI, MVT::i32, MVT::Flag,
|
2006-02-09 08:37:58 +08:00
|
|
|
N0, getI32Imm(Log2_32(Imm)));
|
2006-08-16 07:48:22 +08:00
|
|
|
return CurDAG->SelectNodeTo(N, PPC::ADDZE, MVT::i32,
|
2006-08-26 16:00:10 +08:00
|
|
|
SDOperand(Op, 0), SDOperand(Op, 1));
|
2005-08-26 01:50:06 +08:00
|
|
|
} else if ((signed)Imm < 0 && isPowerOf2_32(-Imm)) {
|
2006-02-09 15:17:49 +08:00
|
|
|
SDNode *Op =
|
2005-08-31 01:13:58 +08:00
|
|
|
CurDAG->getTargetNode(PPC::SRAWI, MVT::i32, MVT::Flag,
|
2006-02-09 08:37:58 +08:00
|
|
|
N0, getI32Imm(Log2_32(-Imm)));
|
2005-08-26 01:50:06 +08:00
|
|
|
SDOperand PT =
|
2006-02-09 15:17:49 +08:00
|
|
|
SDOperand(CurDAG->getTargetNode(PPC::ADDZE, MVT::i32,
|
|
|
|
SDOperand(Op, 0), SDOperand(Op, 1)),
|
|
|
|
0);
|
2006-08-26 16:00:10 +08:00
|
|
|
return CurDAG->SelectNodeTo(N, PPC::NEG, MVT::i32, PT);
|
2005-08-26 01:50:06 +08:00
|
|
|
}
|
|
|
|
}
|
2005-08-26 06:04:30 +08:00
|
|
|
|
2005-09-30 07:33:31 +08:00
|
|
|
// Other cases are autogenerated.
|
|
|
|
break;
|
2005-08-26 06:04:30 +08:00
|
|
|
}
|
2006-11-10 10:08:47 +08:00
|
|
|
|
|
|
|
case ISD::LOAD: {
|
|
|
|
// Handle preincrement loads.
|
|
|
|
LoadSDNode *LD = cast<LoadSDNode>(Op);
|
|
|
|
MVT::ValueType LoadedVT = LD->getLoadedVT();
|
|
|
|
|
|
|
|
// Normal loads are handled by code generated from the .td file.
|
|
|
|
if (LD->getAddressingMode() != ISD::PRE_INC)
|
|
|
|
break;
|
|
|
|
|
|
|
|
SDOperand Offset = LD->getOffset();
|
allow the offset of a preinc'd load to be the low-part of a global. This
produces this clever code:
_millisecs:
lis r2, ha16(_Time.1182)
lwzu r3, lo16(_Time.1182)(r2)
lwz r2, 4(r2)
addic r4, r2, 1
addze r3, r3
blr
instead of this:
_millisecs:
lis r2, ha16(_Time.1182)
la r3, lo16(_Time.1182)(r2)
lwz r2, lo16(_Time.1182)(r2)
lwz r3, 4(r3)
addic r4, r3, 1
addze r3, r2
blr
for:
long %millisecs() {
%tmp = load long* %Time.1182 ; <long> [#uses=1]
%tmp1 = add long %tmp, 1 ; <long> [#uses=1]
ret long %tmp1
}
llvm-svn: 31673
2006-11-11 12:53:30 +08:00
|
|
|
if (isa<ConstantSDNode>(Offset) ||
|
|
|
|
Offset.getOpcode() == ISD::TargetGlobalAddress) {
|
2006-11-16 03:55:13 +08:00
|
|
|
|
|
|
|
unsigned Opcode;
|
|
|
|
bool isSExt = LD->getExtensionType() == ISD::SEXTLOAD;
|
|
|
|
if (LD->getValueType(0) != MVT::i64) {
|
|
|
|
// Handle PPC32 integer and normal FP loads.
|
|
|
|
assert(!isSExt || LoadedVT == MVT::i16 && "Invalid sext update load");
|
|
|
|
switch (LoadedVT) {
|
|
|
|
default: assert(0 && "Invalid PPC load type!");
|
|
|
|
case MVT::f64: Opcode = PPC::LFDU; break;
|
|
|
|
case MVT::f32: Opcode = PPC::LFSU; break;
|
|
|
|
case MVT::i32: Opcode = PPC::LWZU; break;
|
|
|
|
case MVT::i16: Opcode = isSExt ? PPC::LHAU : PPC::LHZU; break;
|
|
|
|
case MVT::i1:
|
|
|
|
case MVT::i8: Opcode = PPC::LBZU; break;
|
|
|
|
}
|
|
|
|
} else {
|
|
|
|
assert(LD->getValueType(0) == MVT::i64 && "Unknown load result type!");
|
|
|
|
assert(!isSExt || LoadedVT == MVT::i16 && "Invalid sext update load");
|
|
|
|
switch (LoadedVT) {
|
|
|
|
default: assert(0 && "Invalid PPC load type!");
|
|
|
|
case MVT::i64: Opcode = PPC::LDU; break;
|
|
|
|
case MVT::i32: Opcode = PPC::LWZU8; break;
|
|
|
|
case MVT::i16: Opcode = isSExt ? PPC::LHAU8 : PPC::LHZU8; break;
|
|
|
|
case MVT::i1:
|
|
|
|
case MVT::i8: Opcode = PPC::LBZU8; break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2006-11-10 10:08:47 +08:00
|
|
|
SDOperand Chain = LD->getChain();
|
|
|
|
SDOperand Base = LD->getBasePtr();
|
|
|
|
AddToISelQueue(Chain);
|
|
|
|
AddToISelQueue(Base);
|
|
|
|
AddToISelQueue(Offset);
|
|
|
|
SDOperand Ops[] = { Offset, Base, Chain };
|
|
|
|
// FIXME: PPC64
|
|
|
|
return CurDAG->getTargetNode(Opcode, MVT::i32, MVT::i32,
|
|
|
|
MVT::Other, Ops, 3);
|
|
|
|
} else {
|
|
|
|
assert(0 && "R+R preindex loads not supported yet!");
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2005-08-18 15:30:46 +08:00
|
|
|
case ISD::AND: {
|
2006-09-22 13:01:56 +08:00
|
|
|
unsigned Imm, Imm2, SH, MB, ME;
|
|
|
|
|
2005-08-18 15:30:46 +08:00
|
|
|
// If this is an and of a value rotated between 0 and 31 bits and then and'd
|
|
|
|
// with a mask, emit rlwinm
|
2006-06-27 08:04:13 +08:00
|
|
|
if (isInt32Immediate(N->getOperand(1), Imm) &&
|
2006-09-22 13:01:56 +08:00
|
|
|
isRotateAndMask(N->getOperand(0).Val, Imm, false, SH, MB, ME)) {
|
|
|
|
SDOperand Val = N->getOperand(0).getOperand(0);
|
|
|
|
AddToISelQueue(Val);
|
2006-08-27 16:14:06 +08:00
|
|
|
SDOperand Ops[] = { Val, getI32Imm(SH), getI32Imm(MB), getI32Imm(ME) };
|
|
|
|
return CurDAG->SelectNodeTo(N, PPC::RLWINM, MVT::i32, Ops, 4);
|
2005-08-18 15:30:46 +08:00
|
|
|
}
|
2006-09-22 13:01:56 +08:00
|
|
|
// If this is just a masked value where the input is not handled above, and
|
|
|
|
// is not a rotate-left (handled by a pattern in the .td file), emit rlwinm
|
|
|
|
if (isInt32Immediate(N->getOperand(1), Imm) &&
|
|
|
|
isRunOfOnes(Imm, MB, ME) &&
|
|
|
|
N->getOperand(0).getOpcode() != ISD::ROTL) {
|
|
|
|
SDOperand Val = N->getOperand(0);
|
|
|
|
AddToISelQueue(Val);
|
|
|
|
SDOperand Ops[] = { Val, getI32Imm(0), getI32Imm(MB), getI32Imm(ME) };
|
|
|
|
return CurDAG->SelectNodeTo(N, PPC::RLWINM, MVT::i32, Ops, 4);
|
|
|
|
}
|
|
|
|
// AND X, 0 -> 0, not "rlwinm 32".
|
|
|
|
if (isInt32Immediate(N->getOperand(1), Imm) && (Imm == 0)) {
|
|
|
|
AddToISelQueue(N->getOperand(1));
|
|
|
|
ReplaceUses(SDOperand(N, 0), N->getOperand(1));
|
|
|
|
return NULL;
|
|
|
|
}
|
2005-12-24 09:00:15 +08:00
|
|
|
// ISD::OR doesn't get all the bitfield insertion fun.
|
|
|
|
// (and (or x, c1), c2) where isRunOfOnes(~(c1^c2)) is a bitfield insert
|
2006-06-27 08:04:13 +08:00
|
|
|
if (isInt32Immediate(N->getOperand(1), Imm) &&
|
2005-12-24 09:00:15 +08:00
|
|
|
N->getOperand(0).getOpcode() == ISD::OR &&
|
2006-06-27 08:04:13 +08:00
|
|
|
isInt32Immediate(N->getOperand(0).getOperand(1), Imm2)) {
|
2006-01-06 02:32:49 +08:00
|
|
|
unsigned MB, ME;
|
2005-12-24 09:00:15 +08:00
|
|
|
Imm = ~(Imm^Imm2);
|
|
|
|
if (isRunOfOnes(Imm, MB, ME)) {
|
2006-08-26 09:07:58 +08:00
|
|
|
AddToISelQueue(N->getOperand(0).getOperand(0));
|
|
|
|
AddToISelQueue(N->getOperand(0).getOperand(1));
|
2006-08-27 16:14:06 +08:00
|
|
|
SDOperand Ops[] = { N->getOperand(0).getOperand(0),
|
|
|
|
N->getOperand(0).getOperand(1),
|
|
|
|
getI32Imm(0), getI32Imm(MB),getI32Imm(ME) };
|
|
|
|
return CurDAG->getTargetNode(PPC::RLWIMI, MVT::i32, Ops, 5);
|
2005-12-24 09:00:15 +08:00
|
|
|
}
|
|
|
|
}
|
2005-09-30 07:33:31 +08:00
|
|
|
|
|
|
|
// Other cases are autogenerated.
|
|
|
|
break;
|
2005-08-18 15:30:46 +08:00
|
|
|
}
|
2005-08-19 08:38:14 +08:00
|
|
|
case ISD::OR:
|
2006-06-28 05:08:52 +08:00
|
|
|
if (N->getValueType(0) == MVT::i32)
|
2006-08-16 07:48:22 +08:00
|
|
|
if (SDNode *I = SelectBitfieldInsert(N))
|
|
|
|
return I;
|
2005-09-29 08:59:32 +08:00
|
|
|
|
2005-09-30 07:33:31 +08:00
|
|
|
// Other cases are autogenerated.
|
|
|
|
break;
|
2005-08-19 07:38:00 +08:00
|
|
|
case ISD::SHL: {
|
|
|
|
unsigned Imm, SH, MB, ME;
|
|
|
|
if (isOpcWithIntImmediate(N->getOperand(0).Val, ISD::AND, Imm) &&
|
2005-10-20 02:42:01 +08:00
|
|
|
isRotateAndMask(N, Imm, true, SH, MB, ME)) {
|
2006-08-26 09:07:58 +08:00
|
|
|
AddToISelQueue(N->getOperand(0).getOperand(0));
|
2006-08-27 16:14:06 +08:00
|
|
|
SDOperand Ops[] = { N->getOperand(0).getOperand(0),
|
|
|
|
getI32Imm(SH), getI32Imm(MB), getI32Imm(ME) };
|
|
|
|
return CurDAG->SelectNodeTo(N, PPC::RLWINM, MVT::i32, Ops, 4);
|
Woo, it kinda works. We now generate this atrociously bad, but correct,
code for long long foo(long long a, long long b) { return a + b; }
_foo:
or r2, r3, r3
or r3, r4, r4
or r4, r5, r5
or r5, r6, r6
rldicr r2, r2, 32, 31
rldicl r3, r3, 0, 32
rldicr r4, r4, 32, 31
rldicl r5, r5, 0, 32
or r2, r3, r2
or r3, r5, r4
add r4, r3, r2
rldicl r2, r4, 32, 32
or r4, r4, r4
or r3, r2, r2
blr
llvm-svn: 23809
2005-10-19 09:12:32 +08:00
|
|
|
}
|
2005-10-20 02:42:01 +08:00
|
|
|
|
|
|
|
// Other cases are autogenerated.
|
|
|
|
break;
|
2005-08-19 07:38:00 +08:00
|
|
|
}
|
|
|
|
case ISD::SRL: {
|
|
|
|
unsigned Imm, SH, MB, ME;
|
|
|
|
if (isOpcWithIntImmediate(N->getOperand(0).Val, ISD::AND, Imm) &&
|
2005-10-20 02:42:01 +08:00
|
|
|
isRotateAndMask(N, Imm, true, SH, MB, ME)) {
|
2006-08-26 09:07:58 +08:00
|
|
|
AddToISelQueue(N->getOperand(0).getOperand(0));
|
2006-08-27 16:14:06 +08:00
|
|
|
SDOperand Ops[] = { N->getOperand(0).getOperand(0),
|
|
|
|
getI32Imm(SH), getI32Imm(MB), getI32Imm(ME) };
|
|
|
|
return CurDAG->SelectNodeTo(N, PPC::RLWINM, MVT::i32, Ops, 4);
|
Woo, it kinda works. We now generate this atrociously bad, but correct,
code for long long foo(long long a, long long b) { return a + b; }
_foo:
or r2, r3, r3
or r3, r4, r4
or r4, r5, r5
or r5, r6, r6
rldicr r2, r2, 32, 31
rldicl r3, r3, 0, 32
rldicr r4, r4, 32, 31
rldicl r5, r5, 0, 32
or r2, r3, r2
or r3, r5, r4
add r4, r3, r2
rldicl r2, r4, 32, 32
or r4, r4, r4
or r3, r2, r2
blr
llvm-svn: 23809
2005-10-19 09:12:32 +08:00
|
|
|
}
|
2005-10-20 02:42:01 +08:00
|
|
|
|
|
|
|
// Other cases are autogenerated.
|
|
|
|
break;
|
2005-08-19 07:38:00 +08:00
|
|
|
}
|
2005-08-27 02:46:49 +08:00
|
|
|
case ISD::SELECT_CC: {
|
|
|
|
ISD::CondCode CC = cast<CondCodeSDNode>(N->getOperand(4))->get();
|
|
|
|
|
2006-06-27 08:04:13 +08:00
|
|
|
// Handle the setcc cases here. select_cc lhs, 0, 1, 0, cc
|
2005-08-27 02:46:49 +08:00
|
|
|
if (ConstantSDNode *N1C = dyn_cast<ConstantSDNode>(N->getOperand(1)))
|
|
|
|
if (ConstantSDNode *N2C = dyn_cast<ConstantSDNode>(N->getOperand(2)))
|
|
|
|
if (ConstantSDNode *N3C = dyn_cast<ConstantSDNode>(N->getOperand(3)))
|
|
|
|
if (N1C->isNullValue() && N3C->isNullValue() &&
|
2006-06-27 08:04:13 +08:00
|
|
|
N2C->getValue() == 1ULL && CC == ISD::SETNE &&
|
|
|
|
// FIXME: Implement this optzn for PPC64.
|
|
|
|
N->getValueType(0) == MVT::i32) {
|
2006-08-26 09:07:58 +08:00
|
|
|
AddToISelQueue(N->getOperand(0));
|
2006-02-09 15:17:49 +08:00
|
|
|
SDNode *Tmp =
|
2005-08-27 02:46:49 +08:00
|
|
|
CurDAG->getTargetNode(PPC::ADDIC, MVT::i32, MVT::Flag,
|
2006-08-26 09:07:58 +08:00
|
|
|
N->getOperand(0), getI32Imm(~0U));
|
2006-08-16 07:48:22 +08:00
|
|
|
return CurDAG->SelectNodeTo(N, PPC::SUBFE, MVT::i32,
|
2006-08-26 09:07:58 +08:00
|
|
|
SDOperand(Tmp, 0), N->getOperand(0),
|
2006-08-26 16:00:10 +08:00
|
|
|
SDOperand(Tmp, 1));
|
2005-08-27 02:46:49 +08:00
|
|
|
}
|
2005-08-27 05:23:58 +08:00
|
|
|
|
2005-09-02 03:20:44 +08:00
|
|
|
SDOperand CCReg = SelectCC(N->getOperand(0), N->getOperand(1), CC);
|
2006-11-18 06:10:59 +08:00
|
|
|
unsigned BROpc = getPredicateForSetCC(CC);
|
2005-08-27 05:23:58 +08:00
|
|
|
|
2005-10-01 09:35:02 +08:00
|
|
|
unsigned SelectCCOp;
|
2006-06-27 08:04:13 +08:00
|
|
|
if (N->getValueType(0) == MVT::i32)
|
|
|
|
SelectCCOp = PPC::SELECT_CC_I4;
|
|
|
|
else if (N->getValueType(0) == MVT::i64)
|
|
|
|
SelectCCOp = PPC::SELECT_CC_I8;
|
2005-10-01 09:35:02 +08:00
|
|
|
else if (N->getValueType(0) == MVT::f32)
|
|
|
|
SelectCCOp = PPC::SELECT_CC_F4;
|
2006-04-09 06:45:08 +08:00
|
|
|
else if (N->getValueType(0) == MVT::f64)
|
2005-10-01 09:35:02 +08:00
|
|
|
SelectCCOp = PPC::SELECT_CC_F8;
|
2006-04-09 06:45:08 +08:00
|
|
|
else
|
|
|
|
SelectCCOp = PPC::SELECT_CC_VRRC;
|
|
|
|
|
2006-08-26 09:07:58 +08:00
|
|
|
AddToISelQueue(N->getOperand(2));
|
|
|
|
AddToISelQueue(N->getOperand(3));
|
2006-08-27 16:14:06 +08:00
|
|
|
SDOperand Ops[] = { CCReg, N->getOperand(2), N->getOperand(3),
|
|
|
|
getI32Imm(BROpc) };
|
|
|
|
return CurDAG->SelectNodeTo(N, SelectCCOp, N->getValueType(0), Ops, 4);
|
2005-08-27 02:46:49 +08:00
|
|
|
}
|
2006-11-18 06:37:34 +08:00
|
|
|
case PPCISD::COND_BRANCH: {
|
|
|
|
AddToISelQueue(N->getOperand(0)); // Op #0 is the Chain.
|
|
|
|
// Op #1 is the PPC::PRED_* number.
|
|
|
|
// Op #2 is the CR#
|
|
|
|
// Op #3 is the Dest MBB
|
|
|
|
AddToISelQueue(N->getOperand(4)); // Op #4 is the Flag.
|
|
|
|
SDOperand Ops[] = { N->getOperand(1), N->getOperand(2), N->getOperand(3),
|
|
|
|
N->getOperand(0), N->getOperand(4) };
|
|
|
|
return CurDAG->SelectNodeTo(N, PPC::BCC, MVT::Other, Ops, 5);
|
|
|
|
}
|
2006-03-17 09:40:33 +08:00
|
|
|
case ISD::BR_CC: {
|
2006-08-26 09:07:58 +08:00
|
|
|
AddToISelQueue(N->getOperand(0));
|
2005-08-22 02:50:37 +08:00
|
|
|
ISD::CondCode CC = cast<CondCodeSDNode>(N->getOperand(1))->get();
|
|
|
|
SDOperand CondCode = SelectCC(N->getOperand(2), N->getOperand(3), CC);
|
2006-11-18 06:37:34 +08:00
|
|
|
SDOperand Ops[] = { getI32Imm(getPredicateForSetCC(CC)), CondCode,
|
2006-08-27 16:14:06 +08:00
|
|
|
N->getOperand(4), N->getOperand(0) };
|
2006-11-18 06:14:47 +08:00
|
|
|
return CurDAG->SelectNodeTo(N, PPC::BCC, MVT::Other, Ops, 4);
|
2005-08-22 02:50:37 +08:00
|
|
|
}
|
2006-04-23 02:53:45 +08:00
|
|
|
case ISD::BRIND: {
|
2006-06-10 09:15:02 +08:00
|
|
|
// FIXME: Should custom lower this.
|
2006-08-26 09:07:58 +08:00
|
|
|
SDOperand Chain = N->getOperand(0);
|
|
|
|
SDOperand Target = N->getOperand(1);
|
|
|
|
AddToISelQueue(Chain);
|
|
|
|
AddToISelQueue(Target);
|
2006-06-28 04:46:17 +08:00
|
|
|
unsigned Opc = Target.getValueType() == MVT::i32 ? PPC::MTCTR : PPC::MTCTR8;
|
|
|
|
Chain = SDOperand(CurDAG->getTargetNode(Opc, MVT::Other, Target,
|
2006-04-23 02:53:45 +08:00
|
|
|
Chain), 0);
|
2006-08-26 16:00:10 +08:00
|
|
|
return CurDAG->SelectNodeTo(N, PPC::BCTR, MVT::Other, Chain);
|
2006-04-23 02:53:45 +08:00
|
|
|
}
|
2005-08-18 03:33:03 +08:00
|
|
|
}
|
2005-09-03 08:53:47 +08:00
|
|
|
|
2006-08-26 13:34:46 +08:00
|
|
|
return SelectCode(Op);
|
2005-08-18 03:33:03 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
|
2006-06-10 09:15:02 +08:00
|
|
|
|
2005-10-18 08:28:58 +08:00
|
|
|
/// createPPCISelDag - This pass converts a legalized DAG into a
|
2005-08-18 03:33:03 +08:00
|
|
|
/// PowerPC-specific DAG, ready for instruction scheduling.
|
|
|
|
///
|
2006-03-14 07:20:37 +08:00
|
|
|
FunctionPass *llvm::createPPCISelDag(PPCTargetMachine &TM) {
|
2005-10-18 08:28:58 +08:00
|
|
|
return new PPCDAGToDAGISel(TM);
|
2005-08-18 03:33:03 +08:00
|
|
|
}
|
|
|
|
|