maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/lld/test/ELF/aarch64-relro.s

Ignoring revisions in .git-blame-ignore-revs. Click here to bypass and see the normal blame view.

15 lines
380 B
ArmAsm
Raw Normal View History

Add missing aarch64 requirement. llvm-svn: 293529
2017-01-31 02:49:38 +08:00
# REQUIRES: aarch64
ELF: Align RELRO to the target page size rather than the max page size. If no bss sections appear after the relro segment, the loader will round the r/w segment size to the target's page size. Align the relro size in the same way to ensure that it does not extend past the end of the program's own memory region. Differential Revision: https://reviews.llvm.org/D29242 llvm-svn: 293519
2017-01-31 02:20:07 +08:00
# RUN: llvm-mc -filetype=obj -triple=aarch64-unknown-freebsd %s -o %t
# RUN: ld.lld %t -o %t2
[test] Change llvm-readobj -long-option to --long-option or well-known short options. NFC Also change some options that have different semantics (cause confusion) in llvm-readelf mode: -s => -S -t => --symbols -sd => --section-data llvm-svn: 359651
2019-05-01 13:49:01 +08:00
# RUN: llvm-readobj -l %t2 | FileCheck %s
ELF: Align RELRO to the target page size rather than the max page size. If no bss sections appear after the relro segment, the loader will round the r/w segment size to the target's page size. Align the relro size in the same way to ensure that it does not extend past the end of the program's own memory region. Differential Revision: https://reviews.llvm.org/D29242 llvm-svn: 293519
2017-01-31 02:20:07 +08:00
# CHECK: Type: PT_GNU_RELRO
# CHECK-NEXT: Offset:
[ELF][AArch64] Allow PT_LOAD to have overlapping p_offset ranges Ported the D64906 technique to AArch64. It deletes 3 alignments at PT_LOAD boundaries for the default case: the size of an aarch64 binary decreases by at most 192kb. If `sh_addralign(.tdata) < sh_addralign(.tbss)`, we can potentially make `p_vaddr(PT_TLS)%p_align(PT_TLS) != 0`. ld.so that are known to have problems if p_vaddr%p_align!=0: * musl<=1.1.22 * FreeBSD 13.0-CURRENT (and before) rtld-elf arm64 New test aarch64-tls-vaddr-align.s checks that our workaround makes p_vaddr%p_align = 0. Reviewed By: ruiu Differential Revision: https://reviews.llvm.org/D64930 llvm-svn: 369344
2019-08-20 16:34:56 +08:00
# CHECK-NEXT: VirtualAddress: 0x220190
ELF: Align RELRO to the target page size rather than the max page size. If no bss sections appear after the relro segment, the loader will round the r/w segment size to the target's page size. Align the relro size in the same way to ensure that it does not extend past the end of the program's own memory region. Differential Revision: https://reviews.llvm.org/D29242 llvm-svn: 293519
2017-01-31 02:20:07 +08:00
# CHECK-NEXT: PhysicalAddress:
# CHECK-NEXT: FileSize:
[ELF][AArch64] Allow PT_LOAD to have overlapping p_offset ranges Ported the D64906 technique to AArch64. It deletes 3 alignments at PT_LOAD boundaries for the default case: the size of an aarch64 binary decreases by at most 192kb. If `sh_addralign(.tdata) < sh_addralign(.tbss)`, we can potentially make `p_vaddr(PT_TLS)%p_align(PT_TLS) != 0`. ld.so that are known to have problems if p_vaddr%p_align!=0: * musl<=1.1.22 * FreeBSD 13.0-CURRENT (and before) rtld-elf arm64 New test aarch64-tls-vaddr-align.s checks that our workaround makes p_vaddr%p_align = 0. Reviewed By: ruiu Differential Revision: https://reviews.llvm.org/D64930 llvm-svn: 369344
2019-08-20 16:34:56 +08:00
# CHECK-NEXT: MemSize: 3696
ELF: Align RELRO to the target page size rather than the max page size. If no bss sections appear after the relro segment, the loader will round the r/w segment size to the target's page size. Align the relro size in the same way to ensure that it does not extend past the end of the program's own memory region. Differential Revision: https://reviews.llvm.org/D29242 llvm-svn: 293519
2017-01-31 02:20:07 +08:00
.section .data.rel.ro,"aw",%progbits
.byte 1