2013-03-15 02:27:31 +08:00
|
|
|
//===---- Mips16ISelDAGToDAG.h - A Dag to Dag Inst Selector for Mips ------===//
|
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//
|
|
|
|
// Subclass of MipsDAGToDAGISel specialized for mips16.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2014-08-14 00:26:38 +08:00
|
|
|
#ifndef LLVM_LIB_TARGET_MIPS_MIPS16ISELDAGTODAG_H
|
|
|
|
#define LLVM_LIB_TARGET_MIPS_MIPS16ISELDAGTODAG_H
|
2013-03-15 02:27:31 +08:00
|
|
|
|
|
|
|
#include "MipsISelDAGToDAG.h"
|
|
|
|
|
|
|
|
namespace llvm {
|
|
|
|
|
|
|
|
class Mips16DAGToDAGISel : public MipsDAGToDAGISel {
|
|
|
|
public:
|
[mips] SelectionDAGISel subclasses now follow the optimization level.
Summary:
It was recently discovered that, for Mips's SelectionDAGISel subclasses,
all optimization levels caused SelectionDAGISel to behave like -O2.
This change adds the necessary plumbing to initialize the optimization level.
Reviewers: andrew.w.kaylor
Subscribers: andrew.w.kaylor, sdardis, dean, llvm-commits, vradosavljevic, petarj, qcolombet, probinson, dsanders
Differential Revision: https://reviews.llvm.org/D14900
llvm-svn: 275410
2016-07-14 21:25:22 +08:00
|
|
|
explicit Mips16DAGToDAGISel(MipsTargetMachine &TM, CodeGenOpt::Level OL)
|
|
|
|
: MipsDAGToDAGISel(TM, OL) {}
|
2013-03-15 02:27:31 +08:00
|
|
|
|
|
|
|
private:
|
2016-06-12 23:39:02 +08:00
|
|
|
std::pair<SDNode *, SDNode *> selectMULT(SDNode *N, unsigned Opc,
|
|
|
|
const SDLoc &DL, EVT Ty, bool HasLo,
|
|
|
|
bool HasHi);
|
2013-03-15 02:27:31 +08:00
|
|
|
|
2014-04-29 15:58:02 +08:00
|
|
|
bool runOnMachineFunction(MachineFunction &MF) override;
|
2013-04-10 03:46:01 +08:00
|
|
|
|
2016-06-16 18:20:59 +08:00
|
|
|
bool selectAddr(bool SPAllowed, SDValue Addr, SDValue &Base,
|
|
|
|
SDValue &Offset);
|
|
|
|
bool selectAddr16(SDValue Addr, SDValue &Base,
|
|
|
|
SDValue &Offset) override;
|
|
|
|
bool selectAddr16SP(SDValue Addr, SDValue &Base,
|
|
|
|
SDValue &Offset) override;
|
2013-03-15 02:27:31 +08:00
|
|
|
|
2016-05-14 07:55:59 +08:00
|
|
|
bool trySelect(SDNode *Node) override;
|
2013-03-15 02:27:31 +08:00
|
|
|
|
2014-04-29 15:58:02 +08:00
|
|
|
void processFunctionAfterISel(MachineFunction &MF) override;
|
2013-03-15 02:27:31 +08:00
|
|
|
|
|
|
|
// Insert instructions to initialize the global base register in the
|
|
|
|
// first MBB of the function.
|
2013-03-15 02:33:23 +08:00
|
|
|
void initGlobalBaseReg(MachineFunction &MF);
|
2013-03-15 02:27:31 +08:00
|
|
|
|
2013-03-15 02:33:23 +08:00
|
|
|
void initMips16SPAliasReg(MachineFunction &MF);
|
2013-03-15 02:27:31 +08:00
|
|
|
};
|
|
|
|
|
[mips] SelectionDAGISel subclasses now follow the optimization level.
Summary:
It was recently discovered that, for Mips's SelectionDAGISel subclasses,
all optimization levels caused SelectionDAGISel to behave like -O2.
This change adds the necessary plumbing to initialize the optimization level.
Reviewers: andrew.w.kaylor
Subscribers: andrew.w.kaylor, sdardis, dean, llvm-commits, vradosavljevic, petarj, qcolombet, probinson, dsanders
Differential Revision: https://reviews.llvm.org/D14900
llvm-svn: 275410
2016-07-14 21:25:22 +08:00
|
|
|
FunctionPass *createMips16ISelDag(MipsTargetMachine &TM,
|
|
|
|
CodeGenOpt::Level OptLevel);
|
2015-06-23 17:49:53 +08:00
|
|
|
}
|
2013-03-15 02:27:31 +08:00
|
|
|
|
|
|
|
#endif
|