2013-02-14 03:21:47 +08:00
|
|
|
;PR14492 - Tablegen incorrectly converts ARM tLDMIA_UPD pseudo to tLDMIA
|
|
|
|
;RUN: llc -mtriple=thumbv7 < %s | FileCheck -check-prefix=EXPECTED %s
|
|
|
|
;RUN: llc -mtriple=thumbv7 < %s | FileCheck %s
|
|
|
|
|
2013-07-14 14:24:09 +08:00
|
|
|
;EXPECTED-LABEL: foo:
|
|
|
|
;CHECK-LABEL: foo:
|
2013-02-14 03:21:47 +08:00
|
|
|
define i32 @foo(i32* %a) nounwind optsize {
|
|
|
|
entry:
|
2013-04-30 06:58:55 +08:00
|
|
|
%0 = load i32* %a, align 4
|
2013-02-14 03:21:47 +08:00
|
|
|
%arrayidx1 = getelementptr inbounds i32* %a, i32 1
|
2013-04-30 06:58:55 +08:00
|
|
|
%1 = load i32* %arrayidx1, align 4
|
2013-02-14 03:21:47 +08:00
|
|
|
%arrayidx2 = getelementptr inbounds i32* %a, i32 2
|
2013-04-30 06:58:55 +08:00
|
|
|
%2 = load i32* %arrayidx2, align 4
|
2013-02-14 03:21:47 +08:00
|
|
|
%add.ptr = getelementptr inbounds i32* %a, i32 3
|
|
|
|
;Make sure we do not have a duplicated register in the front of the reg list
|
|
|
|
;EXPECTED: ldm [[BASE:r[0-9]+]]!, {[[REG:r[0-9]+]], {{r[0-9]+}},
|
|
|
|
;CHECK-NOT: ldm [[BASE:r[0-9]+]]!, {[[REG:r[0-9]+]], [[REG]],
|
|
|
|
tail call void @bar(i32* %add.ptr) nounwind optsize
|
|
|
|
%add = add nsw i32 %1, %0
|
|
|
|
%add3 = add nsw i32 %add, %2
|
|
|
|
ret i32 %add3
|
|
|
|
}
|
|
|
|
|
|
|
|
declare void @bar(i32*) optsize
|