forked from OSchip/llvm-project
73 lines
1.9 KiB
LLVM
73 lines
1.9 KiB
LLVM
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
||
|
|
; RUN: llc -mtriple=riscv32 -mattr=+f -verify-machineinstrs < %s \
|
||
|
|
; RUN: | FileCheck -check-prefix=RV32IF %s
|
||
|
|
|
||
|
|
define i32 @fcvt_w_s(float %a) nounwind {
|
||
|
|
; RV32IF-LABEL: fcvt_w_s:
|
||
|
|
; RV32IF: # %bb.0:
|
||
|
|
; RV32IF-NEXT: fmv.w.x ft0, a0
|
||
|
|
; RV32IF-NEXT: fcvt.w.s a0, ft0, rtz
|
||
|
|
; RV32IF-NEXT: ret
|
||
|
|
%1 = fptosi float %a to i32
|
||
|
|
ret i32 %1
|
||
|
|
}
|
||
|
|
|
||
|
|
define i32 @fcvt_wu_s(float %a) nounwind {
|
||
|
|
; RV32IF-LABEL: fcvt_wu_s:
|
||
|
|
; RV32IF: # %bb.0:
|
||
|
|
; RV32IF-NEXT: fmv.w.x ft0, a0
|
||
|
|
; RV32IF-NEXT: fcvt.wu.s a0, ft0, rtz
|
||
|
|
; RV32IF-NEXT: ret
|
||
|
|
%1 = fptoui float %a to i32
|
||
|
|
ret i32 %1
|
||
|
|
}
|
||
|
|
|
||
|
|
define i32 @fmv_x_w(float %a, float %b) nounwind {
|
||
|
|
; RV32IF-LABEL: fmv_x_w:
|
||
|
|
; RV32IF: # %bb.0:
|
||
|
|
; RV32IF-NEXT: fmv.w.x ft0, a1
|
||
|
|
; RV32IF-NEXT: fmv.w.x ft1, a0
|
||
|
|
; RV32IF-NEXT: fadd.s ft0, ft1, ft0
|
||
|
|
; RV32IF-NEXT: fmv.x.w a0, ft0
|
||
|
|
; RV32IF-NEXT: ret
|
||
|
|
; Ensure fmv.x.w is generated even for a soft float calling convention
|
||
|
|
%1 = fadd float %a, %b
|
||
|
|
%2 = bitcast float %1 to i32
|
||
|
|
ret i32 %2
|
||
|
|
}
|
||
|
|
|
||
|
|
define float @fcvt_s_w(i32 %a) nounwind {
|
||
|
|
; RV32IF-LABEL: fcvt_s_w:
|
||
|
|
; RV32IF: # %bb.0:
|
||
|
|
; RV32IF-NEXT: fcvt.s.w ft0, a0
|
||
|
|
; RV32IF-NEXT: fmv.x.w a0, ft0
|
||
|
|
; RV32IF-NEXT: ret
|
||
|
|
%1 = sitofp i32 %a to float
|
||
|
|
ret float %1
|
||
|
|
}
|
||
|
|
|
||
|
|
define float @fcvt_s_wu(i32 %a) nounwind {
|
||
|
|
; RV32IF-LABEL: fcvt_s_wu:
|
||
|
|
; RV32IF: # %bb.0:
|
||
|
|
; RV32IF-NEXT: fcvt.s.wu ft0, a0
|
||
|
|
; RV32IF-NEXT: fmv.x.w a0, ft0
|
||
|
|
; RV32IF-NEXT: ret
|
||
|
|
%1 = uitofp i32 %a to float
|
||
|
|
ret float %1
|
||
|
|
}
|
||
|
|
|
||
|
|
define float @fmv_w_x(i32 %a, i32 %b) nounwind {
|
||
|
|
; RV32IF-LABEL: fmv_w_x:
|
||
|
|
; RV32IF: # %bb.0:
|
||
|
|
; RV32IF-NEXT: fmv.w.x ft0, a1
|
||
|
|
; RV32IF-NEXT: fmv.w.x ft1, a0
|
||
|
|
; RV32IF-NEXT: fadd.s ft0, ft1, ft0
|
||
|
|
; RV32IF-NEXT: fmv.x.w a0, ft0
|
||
|
|
; RV32IF-NEXT: ret
|
||
|
|
; Ensure fmv.w.x is generated even for a soft float calling convention
|
||
|
|
%1 = bitcast i32 %a to float
|
||
|
|
%2 = bitcast i32 %b to float
|
||
|
|
%3 = fadd float %1, %2
|
||
|
|
ret float %3
|
||
|
|
}
|