2017-10-20 05:37:38 +08:00
|
|
|
//===-- RISCVSubtarget.h - Define Subtarget for the RISCV -------*- C++ -*-===//
|
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//
|
|
|
|
// This file declares the RISCV specific subclass of TargetSubtargetInfo.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
#ifndef LLVM_LIB_TARGET_RISCV_RISCVSUBTARGET_H
|
|
|
|
#define LLVM_LIB_TARGET_RISCV_RISCVSUBTARGET_H
|
|
|
|
|
|
|
|
#include "RISCVFrameLowering.h"
|
|
|
|
#include "RISCVISelLowering.h"
|
|
|
|
#include "RISCVInstrInfo.h"
|
|
|
|
#include "llvm/CodeGen/SelectionDAGTargetInfo.h"
|
2017-11-17 09:07:10 +08:00
|
|
|
#include "llvm/CodeGen/TargetSubtargetInfo.h"
|
2017-10-20 05:37:38 +08:00
|
|
|
#include "llvm/IR/DataLayout.h"
|
|
|
|
#include "llvm/Target/TargetMachine.h"
|
|
|
|
|
|
|
|
#define GET_SUBTARGETINFO_HEADER
|
|
|
|
#include "RISCVGenSubtargetInfo.inc"
|
|
|
|
|
|
|
|
namespace llvm {
|
|
|
|
class StringRef;
|
|
|
|
|
|
|
|
class RISCVSubtarget : public RISCVGenSubtargetInfo {
|
|
|
|
virtual void anchor();
|
2017-11-09 23:00:03 +08:00
|
|
|
bool HasStdExtM = false;
|
|
|
|
bool HasStdExtA = false;
|
2017-12-07 18:26:05 +08:00
|
|
|
bool HasStdExtF = false;
|
2017-12-07 18:46:23 +08:00
|
|
|
bool HasStdExtD = false;
|
2017-12-07 20:50:32 +08:00
|
|
|
bool HasStdExtC = false;
|
2017-10-20 05:37:38 +08:00
|
|
|
bool HasRV64 = false;
|
2018-05-15 09:28:50 +08:00
|
|
|
bool EnableLinkerRelax = false;
|
2017-10-20 05:37:38 +08:00
|
|
|
unsigned XLen = 32;
|
|
|
|
MVT XLenVT = MVT::i32;
|
|
|
|
RISCVFrameLowering FrameLowering;
|
|
|
|
RISCVInstrInfo InstrInfo;
|
|
|
|
RISCVRegisterInfo RegInfo;
|
|
|
|
RISCVTargetLowering TLInfo;
|
|
|
|
SelectionDAGTargetInfo TSInfo;
|
|
|
|
|
|
|
|
/// Initializes using the passed in CPU and feature strings so that we can
|
|
|
|
/// use initializer lists for subtarget initialization.
|
|
|
|
RISCVSubtarget &initializeSubtargetDependencies(StringRef CPU, StringRef FS,
|
|
|
|
bool Is64Bit);
|
|
|
|
|
|
|
|
public:
|
|
|
|
// Initializes the data members to match that of the specified triple.
|
|
|
|
RISCVSubtarget(const Triple &TT, const std::string &CPU,
|
|
|
|
const std::string &FS, const TargetMachine &TM);
|
|
|
|
|
|
|
|
// Parses features string setting specified subtarget options. The
|
|
|
|
// definition of this function is auto-generated by tblgen.
|
|
|
|
void ParseSubtargetFeatures(StringRef CPU, StringRef FS);
|
|
|
|
|
|
|
|
const RISCVFrameLowering *getFrameLowering() const override {
|
|
|
|
return &FrameLowering;
|
|
|
|
}
|
|
|
|
const RISCVInstrInfo *getInstrInfo() const override { return &InstrInfo; }
|
|
|
|
const RISCVRegisterInfo *getRegisterInfo() const override {
|
|
|
|
return &RegInfo;
|
|
|
|
}
|
|
|
|
const RISCVTargetLowering *getTargetLowering() const override {
|
|
|
|
return &TLInfo;
|
|
|
|
}
|
|
|
|
const SelectionDAGTargetInfo *getSelectionDAGInfo() const override {
|
|
|
|
return &TSInfo;
|
|
|
|
}
|
2017-11-09 22:46:30 +08:00
|
|
|
bool hasStdExtM() const { return HasStdExtM; }
|
2017-11-09 23:00:03 +08:00
|
|
|
bool hasStdExtA() const { return HasStdExtA; }
|
2017-12-07 18:26:05 +08:00
|
|
|
bool hasStdExtF() const { return HasStdExtF; }
|
2017-12-07 18:46:23 +08:00
|
|
|
bool hasStdExtD() const { return HasStdExtD; }
|
2017-12-07 20:50:32 +08:00
|
|
|
bool hasStdExtC() const { return HasStdExtC; }
|
2017-10-20 05:37:38 +08:00
|
|
|
bool is64Bit() const { return HasRV64; }
|
2018-05-15 09:28:50 +08:00
|
|
|
bool enableLinkerRelax() const { return EnableLinkerRelax; }
|
2017-10-20 05:37:38 +08:00
|
|
|
MVT getXLenVT() const { return XLenVT; }
|
|
|
|
unsigned getXLen() const { return XLen; }
|
|
|
|
};
|
|
|
|
} // End llvm namespace
|
|
|
|
|
|
|
|
#endif
|