maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/Analysis/ScalarEvolution/sext-iv-0.ll

39 lines
1.4 KiB
LLVM
Raw Normal View History

Propagate SCEV no-wrap flags whenever possible. This needs review. llvm-svn: 127638
2011-03-15 08:37:00 +08:00
; RUN: opt < %s -scalar-evolution -analyze | FileCheck %s
Generalize the cast-of-addrec folding to handle folding of SCEVs like (sext i8 {-128,+,1} to i64) to i64 {-128,+,1}, where the iteration crosses from negative to positive, but is still safe if the trip count is within range. llvm-svn: 70421
2009-04-30 06:28:28 +08:00
; Convert (sext {-128,+,1}) to {sext(-128),+,sext(1)}, since the
; trip count is within range where this is safe.
target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128"
target triple = "x86_64-unknown-linux-gnu"
define void @foo(double* nocapture %x) nounwind {
bb1.thread:
br label %bb1
bb1: ; preds = %bb1, %bb1.thread
%i.0.reg2mem.0 = phi i64 [ -128, %bb1.thread ], [ %8, %bb1 ] ; <i64> [#uses=3]
Propagate SCEV no-wrap flags whenever possible. This needs review. llvm-svn: 127638
2011-03-15 08:37:00 +08:00
; CHECK: %i.0.reg2mem.0
; CHECK-NEXT: --> {-128,+,1}<%bb1> Exits: 127
Generalize the cast-of-addrec folding to handle folding of SCEVs like (sext i8 {-128,+,1} to i64) to i64 {-128,+,1}, where the iteration crosses from negative to positive, but is still safe if the trip count is within range. llvm-svn: 70421
2009-04-30 06:28:28 +08:00
%0 = trunc i64 %i.0.reg2mem.0 to i8 ; <i8> [#uses=1]
Propagate SCEV no-wrap flags whenever possible. This needs review. llvm-svn: 127638
2011-03-15 08:37:00 +08:00
; CHECK: %0
; CHECK-NEXT: --> {-128,+,1}<%bb1> Exits: 127
Generalize the cast-of-addrec folding to handle folding of SCEVs like (sext i8 {-128,+,1} to i64) to i64 {-128,+,1}, where the iteration crosses from negative to positive, but is still safe if the trip count is within range. llvm-svn: 70421
2009-04-30 06:28:28 +08:00
%1 = trunc i64 %i.0.reg2mem.0 to i9 ; <i8> [#uses=1]
Propagate SCEV no-wrap flags whenever possible. This needs review. llvm-svn: 127638
2011-03-15 08:37:00 +08:00
; CHECK: %1
; CHECK-NEXT: --> {-128,+,1}<%bb1> Exits: 127
Generalize the cast-of-addrec folding to handle folding of SCEVs like (sext i8 {-128,+,1} to i64) to i64 {-128,+,1}, where the iteration crosses from negative to positive, but is still safe if the trip count is within range. llvm-svn: 70421
2009-04-30 06:28:28 +08:00
%2 = sext i9 %1 to i64 ; <i64> [#uses=1]
Propagate SCEV no-wrap flags whenever possible. This needs review. llvm-svn: 127638
2011-03-15 08:37:00 +08:00
; CHECK: %2
; CHECK-NEXT: --> {-128,+,1}<nsw><%bb1> Exits: 127
Generalize the cast-of-addrec folding to handle folding of SCEVs like (sext i8 {-128,+,1} to i64) to i64 {-128,+,1}, where the iteration crosses from negative to positive, but is still safe if the trip count is within range. llvm-svn: 70421
2009-04-30 06:28:28 +08:00
%3 = getelementptr double* %x, i64 %2 ; <double*> [#uses=1]
%4 = load double* %3, align 8 ; <double> [#uses=1]
Split the Add, Sub, and Mul instruction opcodes into separate integer and floating-point opcodes, introducing FAdd, FSub, and FMul. For now, the AsmParser, BitcodeReader, and IRBuilder all preserve backwards compatability, and the Core LLVM APIs preserve backwards compatibility for IR producers. Most front-ends won't need to change immediately. This implements the first step of the plan outlined here: http://nondot.org/sabre/LLVMNotes/IntegerOverflow.txt llvm-svn: 72897
2009-06-05 06:49:04 +08:00
%5 = fmul double %4, 3.900000e+00 ; <double> [#uses=1]
Generalize the cast-of-addrec folding to handle folding of SCEVs like (sext i8 {-128,+,1} to i64) to i64 {-128,+,1}, where the iteration crosses from negative to positive, but is still safe if the trip count is within range. llvm-svn: 70421
2009-04-30 06:28:28 +08:00
%6 = sext i8 %0 to i64 ; <i64> [#uses=1]
%7 = getelementptr double* %x, i64 %6 ; <double*> [#uses=1]
store double %5, double* %7, align 8
%8 = add i64 %i.0.reg2mem.0, 1 ; <i64> [#uses=2]
%9 = icmp sgt i64 %8, 127 ; <i1> [#uses=1]
br i1 %9, label %return, label %bb1
return: ; preds = %bb1
ret void
}