2017-07-08 03:25:45 +08:00
|
|
|
# RUN: llc -verify-machineinstrs -run-pass regallocfast -mtriple s390x-ibm-linux -o - %s | FileCheck %s
|
|
|
|
--- |
|
|
|
|
|
|
|
|
@g_167 = external global [5 x i64], align 8
|
|
|
|
define void @main() local_unnamed_addr {
|
|
|
|
ret void
|
|
|
|
}
|
|
|
|
...
|
|
|
|
# Make sure the usage of different subregisters on the same virtual register
|
|
|
|
# does not result in invalid kill flags.
|
|
|
|
# PR33677
|
|
|
|
---
|
|
|
|
name: main
|
[Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing
Summary:
This catches malformed mir files which specify alignment as log2 instead of pow2.
See https://reviews.llvm.org/D65945 for reference,
This is patch is part of a series to introduce an Alignment type.
See this thread for context: http://lists.llvm.org/pipermail/llvm-dev/2019-July/133851.html
See this patch for the introduction of the type: https://reviews.llvm.org/D64790
Reviewers: courbet
Subscribers: MatzeB, qcolombet, dschuff, arsenm, sdardis, nemanjai, jvesely, nhaehnle, hiraditya, kbarton, asb, rbar, johnrusso, simoncook, apazos, sabuasal, niosHD, jrtc27, MaskRay, zzheng, edward-jones, atanasyan, rogfer01, MartinMosbeck, brucehoult, the_o, PkmX, jocewei, jsji, Petar.Avramovic, asbirlea, s.egerton, pzheng, llvm-commits
Tags: #llvm
Differential Revision: https://reviews.llvm.org/D67433
llvm-svn: 371608
2019-09-11 19:16:48 +08:00
|
|
|
alignment: 4
|
2017-07-08 03:25:45 +08:00
|
|
|
tracksRegLiveness: true
|
2018-10-30 04:10:42 +08:00
|
|
|
# CHECK: $r0l = COPY renamable $r1l
|
2017-07-08 03:25:45 +08:00
|
|
|
# Although R0L partially redefines R0Q, it must not mark R0Q as kill
|
|
|
|
# because R1D is still live through that instruction.
|
2018-02-01 06:04:26 +08:00
|
|
|
# CHECK-NOT: implicit killed $r0q
|
2018-10-30 04:10:42 +08:00
|
|
|
# CHECK-NEXT: {{\$r[0-9]+d}} = COPY renamable $r1d
|
2017-07-08 03:25:45 +08:00
|
|
|
# CHECK-NEXT: LARL
|
|
|
|
body: |
|
|
|
|
bb.0:
|
2018-10-30 04:10:42 +08:00
|
|
|
%0 : gr128bit = IMPLICIT_DEF
|
2017-07-08 03:25:45 +08:00
|
|
|
%0.subreg_hl32 = COPY %0.subreg_l32
|
2018-10-30 04:10:42 +08:00
|
|
|
%1 : gr64bit = COPY %0.subreg_l64
|
|
|
|
%2 : addr64bit = LARL @g_167
|
2018-02-01 06:04:26 +08:00
|
|
|
STC %1.subreg_l32, %2, 8, $noreg
|
2017-07-08 03:25:45 +08:00
|
|
|
|
|
|
|
...
|