maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/MC/AVR/inst-sleep.s

Ignoring revisions in .git-blame-ignore-revs. Click here to bypass and see the normal blame view.

12 lines
262 B
ArmAsm
Raw Normal View History

[AVR] Add all of the machine code test suite Summary: This adds all of the AVR machine code tests. Reviewers: arsenm, kparzysz Subscribers: wdng, japaric Differential Revision: https://reviews.llvm.org/D26387 llvm-svn: 286417
2016-11-10 07:46:25 +08:00
; RUN: llvm-mc -triple avr -show-encoding < %s | FileCheck %s
[AVR] Add disassembly tests for supported instructions The disassembler of the AVR backend is incomplete: most instructions do not correctly disassemble yet. This patch is the first in a series to add disassembly support to the AVR backend. It starts with adding disassembler tests for instructions that already disassemble correctly. Differential Revision: https://reviews.llvm.org/D73911
2020-02-04 03:01:44 +08:00
; RUN: llvm-mc -filetype=obj -triple avr < %s | llvm-objdump -d - | FileCheck -check-prefix=CHECK-INST %s
[AVR] Add all of the machine code test suite Summary: This adds all of the AVR machine code tests. Reviewers: arsenm, kparzysz Subscribers: wdng, japaric Differential Revision: https://reviews.llvm.org/D26387 llvm-svn: 286417
2016-11-10 07:46:25 +08:00
foo:
sleep
; CHECK: sleep ; encoding: [0x88,0x95]
[AVR] Add disassembly tests for supported instructions The disassembler of the AVR backend is incomplete: most instructions do not correctly disassemble yet. This patch is the first in a series to add disassembly support to the AVR backend. It starts with adding disassembler tests for instructions that already disassemble correctly. Differential Revision: https://reviews.llvm.org/D73911
2020-02-04 03:01:44 +08:00
; CHECK-INST: sleep