2018-05-01 03:08:16 +08:00
|
|
|
; RUN: llc -march=amdgcn -mcpu=gfx906 -verify-machineinstrs < %s | FileCheck %s --check-prefix=GFX906
|
|
|
|
|
2018-08-01 09:31:30 +08:00
|
|
|
declare float @llvm.amdgcn.fdot2(<2 x half> %a, <2 x half> %b, float %c, i1 %clamp)
|
2018-05-01 03:08:16 +08:00
|
|
|
|
2018-08-01 09:31:30 +08:00
|
|
|
; GFX906-LABEL: {{^}}test_llvm_amdgcn_fdot2_clamp
|
|
|
|
; GFX906: v_dot2_f32_f16 v{{[0-9]+}}, s{{[0-9]+}}, v{{[0-9]+}}, v{{[0-9]+}} clamp{{$}}
|
|
|
|
define amdgpu_kernel void @test_llvm_amdgcn_fdot2_clamp(
|
2018-05-01 03:08:16 +08:00
|
|
|
float addrspace(1)* %r,
|
|
|
|
<2 x half> addrspace(1)* %a,
|
|
|
|
<2 x half> addrspace(1)* %b,
|
|
|
|
float addrspace(1)* %c) {
|
|
|
|
entry:
|
|
|
|
%a.val = load <2 x half>, <2 x half> addrspace(1)* %a
|
|
|
|
%b.val = load <2 x half>, <2 x half> addrspace(1)* %b
|
|
|
|
%c.val = load float, float addrspace(1)* %c
|
2018-08-01 09:31:30 +08:00
|
|
|
%r.val = call float @llvm.amdgcn.fdot2(<2 x half> %a.val, <2 x half> %b.val, float %c.val, i1 1)
|
|
|
|
store float %r.val, float addrspace(1)* %r
|
|
|
|
ret void
|
|
|
|
}
|
|
|
|
|
|
|
|
; GFX906-LABEL: {{^}}test_llvm_amdgcn_fdot2_no_clamp
|
|
|
|
; GFX906: v_dot2_f32_f16 v{{[0-9]+}}, s{{[0-9]+}}, v{{[0-9]+}}, v{{[0-9]+}}{{$}}
|
|
|
|
define amdgpu_kernel void @test_llvm_amdgcn_fdot2_no_clamp(
|
|
|
|
float addrspace(1)* %r,
|
|
|
|
<2 x half> addrspace(1)* %a,
|
|
|
|
<2 x half> addrspace(1)* %b,
|
|
|
|
float addrspace(1)* %c) {
|
|
|
|
entry:
|
|
|
|
%a.val = load <2 x half>, <2 x half> addrspace(1)* %a
|
|
|
|
%b.val = load <2 x half>, <2 x half> addrspace(1)* %b
|
|
|
|
%c.val = load float, float addrspace(1)* %c
|
|
|
|
%r.val = call float @llvm.amdgcn.fdot2(<2 x half> %a.val, <2 x half> %b.val, float %c.val, i1 0)
|
2018-05-01 03:08:16 +08:00
|
|
|
store float %r.val, float addrspace(1)* %r
|
|
|
|
ret void
|
|
|
|
}
|