2017-07-05 01:32:00 +08:00
|
|
|
; RUN: llc -amdgpu-scalarize-global-loads=false -march=amdgcn -mcpu=tahiti -verify-machineinstrs < %s | FileCheck -check-prefix=FUNC -check-prefix=SI %s
|
|
|
|
; RUN: llc -amdgpu-scalarize-global-loads=false -march=amdgcn -mcpu=tonga -verify-machineinstrs < %s | FileCheck -check-prefix=FUNC -check-prefix=SI %s
|
2013-07-13 02:14:56 +08:00
|
|
|
|
2014-10-02 01:15:17 +08:00
|
|
|
; FUNC-LABEL: {{^}}fmul_f64:
|
2014-11-05 22:50:53 +08:00
|
|
|
; SI: v_mul_f64 {{v\[[0-9]+:[0-9]+\], v\[[0-9]+:[0-9]+\], v\[[0-9]+:[0-9]+\]}}
|
2017-03-22 05:39:51 +08:00
|
|
|
define amdgpu_kernel void @fmul_f64(double addrspace(1)* %out, double addrspace(1)* %in1,
|
2013-07-13 02:14:56 +08:00
|
|
|
double addrspace(1)* %in2) {
|
2015-02-28 05:17:42 +08:00
|
|
|
%r0 = load double, double addrspace(1)* %in1
|
|
|
|
%r1 = load double, double addrspace(1)* %in2
|
2013-07-13 02:14:56 +08:00
|
|
|
%r2 = fmul double %r0, %r1
|
|
|
|
store double %r2, double addrspace(1)* %out
|
|
|
|
ret void
|
|
|
|
}
|
2014-09-16 01:04:54 +08:00
|
|
|
|
2014-10-02 01:15:17 +08:00
|
|
|
; FUNC-LABEL: {{^}}fmul_v2f64:
|
2014-11-05 22:50:53 +08:00
|
|
|
; SI: v_mul_f64 {{v\[[0-9]+:[0-9]+\], v\[[0-9]+:[0-9]+\], v\[[0-9]+:[0-9]+\]}}
|
|
|
|
; SI: v_mul_f64 {{v\[[0-9]+:[0-9]+\], v\[[0-9]+:[0-9]+\], v\[[0-9]+:[0-9]+\]}}
|
2017-03-22 05:39:51 +08:00
|
|
|
define amdgpu_kernel void @fmul_v2f64(<2 x double> addrspace(1)* %out, <2 x double> addrspace(1)* %in1,
|
2014-09-16 01:04:54 +08:00
|
|
|
<2 x double> addrspace(1)* %in2) {
|
2015-02-28 05:17:42 +08:00
|
|
|
%r0 = load <2 x double>, <2 x double> addrspace(1)* %in1
|
|
|
|
%r1 = load <2 x double>, <2 x double> addrspace(1)* %in2
|
2014-09-16 01:04:54 +08:00
|
|
|
%r2 = fmul <2 x double> %r0, %r1
|
|
|
|
store <2 x double> %r2, <2 x double> addrspace(1)* %out
|
|
|
|
ret void
|
|
|
|
}
|
|
|
|
|
2014-10-02 01:15:17 +08:00
|
|
|
; FUNC-LABEL: {{^}}fmul_v4f64:
|
2014-11-05 22:50:53 +08:00
|
|
|
; SI: v_mul_f64 {{v\[[0-9]+:[0-9]+\], v\[[0-9]+:[0-9]+\], v\[[0-9]+:[0-9]+\]}}
|
|
|
|
; SI: v_mul_f64 {{v\[[0-9]+:[0-9]+\], v\[[0-9]+:[0-9]+\], v\[[0-9]+:[0-9]+\]}}
|
|
|
|
; SI: v_mul_f64 {{v\[[0-9]+:[0-9]+\], v\[[0-9]+:[0-9]+\], v\[[0-9]+:[0-9]+\]}}
|
|
|
|
; SI: v_mul_f64 {{v\[[0-9]+:[0-9]+\], v\[[0-9]+:[0-9]+\], v\[[0-9]+:[0-9]+\]}}
|
2017-03-22 05:39:51 +08:00
|
|
|
define amdgpu_kernel void @fmul_v4f64(<4 x double> addrspace(1)* %out, <4 x double> addrspace(1)* %in1,
|
2014-09-16 01:04:54 +08:00
|
|
|
<4 x double> addrspace(1)* %in2) {
|
2015-02-28 05:17:42 +08:00
|
|
|
%r0 = load <4 x double>, <4 x double> addrspace(1)* %in1
|
|
|
|
%r1 = load <4 x double>, <4 x double> addrspace(1)* %in2
|
2014-09-16 01:04:54 +08:00
|
|
|
%r2 = fmul <4 x double> %r0, %r1
|
|
|
|
store <4 x double> %r2, <4 x double> addrspace(1)* %out
|
|
|
|
ret void
|
|
|
|
}
|