2012-12-12 05:25:42 +08:00
|
|
|
//===-- AMDILISelDAGToDAG.cpp - A dag to dag inst selector for AMDIL ------===//
|
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
|
|
|
//
|
|
|
|
//==-----------------------------------------------------------------------===//
|
|
|
|
//
|
|
|
|
/// \file
|
|
|
|
/// \brief Defines an instruction selector for the AMDGPU target.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "AMDGPUInstrInfo.h"
|
|
|
|
#include "AMDGPUISelLowering.h" // For AMDGPUISD
|
|
|
|
#include "AMDGPURegisterInfo.h"
|
|
|
|
#include "R600InstrInfo.h"
|
2013-02-27 01:52:23 +08:00
|
|
|
#include "SIISelLowering.h"
|
2012-12-12 05:25:42 +08:00
|
|
|
#include "llvm/CodeGen/PseudoSourceValue.h"
|
2013-05-24 01:10:37 +08:00
|
|
|
#include "llvm/CodeGen/SelectionDAG.h"
|
2012-12-12 05:25:42 +08:00
|
|
|
#include "llvm/CodeGen/SelectionDAGISel.h"
|
|
|
|
|
|
|
|
using namespace llvm;
|
|
|
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// Instruction Selector Implementation
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
namespace {
|
|
|
|
/// AMDGPU specific code to select AMDGPU machine instructions for
|
|
|
|
/// SelectionDAG operations.
|
|
|
|
class AMDGPUDAGToDAGISel : public SelectionDAGISel {
|
|
|
|
// Subtarget - Keep a pointer to the AMDGPU Subtarget around so that we can
|
|
|
|
// make the right decision when generating code for different targets.
|
|
|
|
const AMDGPUSubtarget &Subtarget;
|
|
|
|
public:
|
|
|
|
AMDGPUDAGToDAGISel(TargetMachine &TM);
|
|
|
|
virtual ~AMDGPUDAGToDAGISel();
|
|
|
|
|
|
|
|
SDNode *Select(SDNode *N);
|
|
|
|
virtual const char *getPassName() const;
|
2013-02-27 01:52:16 +08:00
|
|
|
virtual void PostprocessISelDAG();
|
2012-12-12 05:25:42 +08:00
|
|
|
|
|
|
|
private:
|
2014-04-04 04:19:27 +08:00
|
|
|
bool isInlineImmediate(SDNode *N) const;
|
2012-12-12 05:25:42 +08:00
|
|
|
inline SDValue getSmallIPtrImm(unsigned Imm);
|
2013-06-05 07:17:15 +08:00
|
|
|
bool FoldOperand(SDValue &Src, SDValue &Sel, SDValue &Neg, SDValue &Abs,
|
2013-07-23 09:48:24 +08:00
|
|
|
const R600InstrInfo *TII);
|
2013-01-23 10:09:06 +08:00
|
|
|
bool FoldOperands(unsigned, const R600InstrInfo *, std::vector<SDValue> &);
|
2013-06-05 07:17:15 +08:00
|
|
|
bool FoldDotOperands(unsigned, const R600InstrInfo *, std::vector<SDValue> &);
|
2012-12-12 05:25:42 +08:00
|
|
|
|
|
|
|
// Complex pattern selectors
|
|
|
|
bool SelectADDRParam(SDValue Addr, SDValue& R1, SDValue& R2);
|
|
|
|
bool SelectADDR(SDValue N, SDValue &R1, SDValue &R2);
|
|
|
|
bool SelectADDR64(SDValue N, SDValue &R1, SDValue &R2);
|
|
|
|
|
|
|
|
static bool checkType(const Value *ptr, unsigned int addrspace);
|
2014-04-15 15:22:52 +08:00
|
|
|
static bool checkPrivateAddress(const MachineMemOperand *Op);
|
2012-12-12 05:25:42 +08:00
|
|
|
|
|
|
|
static bool isGlobalStore(const StoreSDNode *N);
|
|
|
|
static bool isPrivateStore(const StoreSDNode *N);
|
|
|
|
static bool isLocalStore(const StoreSDNode *N);
|
|
|
|
static bool isRegionStore(const StoreSDNode *N);
|
|
|
|
|
2013-06-19 07:37:58 +08:00
|
|
|
bool isCPLoad(const LoadSDNode *N) const;
|
|
|
|
bool isConstantLoad(const LoadSDNode *N, int cbID) const;
|
|
|
|
bool isGlobalLoad(const LoadSDNode *N) const;
|
|
|
|
bool isParamLoad(const LoadSDNode *N) const;
|
|
|
|
bool isPrivateLoad(const LoadSDNode *N) const;
|
|
|
|
bool isLocalLoad(const LoadSDNode *N) const;
|
|
|
|
bool isRegionLoad(const LoadSDNode *N) const;
|
2012-12-12 05:25:42 +08:00
|
|
|
|
2013-08-15 07:24:24 +08:00
|
|
|
const TargetRegisterClass *getOperandRegClass(SDNode *N, unsigned OpNo) const;
|
2013-01-23 10:09:06 +08:00
|
|
|
bool SelectGlobalValueConstantOffset(SDValue Addr, SDValue& IntPtr);
|
2014-04-18 15:40:20 +08:00
|
|
|
bool SelectGlobalValueVariableOffset(SDValue Addr, SDValue &BaseReg,
|
|
|
|
SDValue& Offset);
|
2012-12-12 05:25:42 +08:00
|
|
|
bool SelectADDRVTX_READ(SDValue Addr, SDValue &Base, SDValue &Offset);
|
2013-02-07 01:32:29 +08:00
|
|
|
bool SelectADDRIndirect(SDValue Addr, SDValue &Base, SDValue &Offset);
|
2012-12-12 05:25:42 +08:00
|
|
|
|
|
|
|
// Include the pieces autogenerated from the target description.
|
|
|
|
#include "AMDGPUGenDAGISel.inc"
|
|
|
|
};
|
|
|
|
} // end anonymous namespace
|
|
|
|
|
|
|
|
/// \brief This pass converts a legalized DAG into a AMDGPU-specific
|
|
|
|
// DAG, ready for instruction scheduling.
|
2014-04-18 15:40:20 +08:00
|
|
|
FunctionPass *llvm::createAMDGPUISelDag(TargetMachine &TM) {
|
2012-12-12 05:25:42 +08:00
|
|
|
return new AMDGPUDAGToDAGISel(TM);
|
|
|
|
}
|
|
|
|
|
2013-06-20 05:36:55 +08:00
|
|
|
AMDGPUDAGToDAGISel::AMDGPUDAGToDAGISel(TargetMachine &TM)
|
2012-12-12 05:25:42 +08:00
|
|
|
: SelectionDAGISel(TM), Subtarget(TM.getSubtarget<AMDGPUSubtarget>()) {
|
|
|
|
}
|
|
|
|
|
|
|
|
AMDGPUDAGToDAGISel::~AMDGPUDAGToDAGISel() {
|
|
|
|
}
|
|
|
|
|
2014-04-04 04:19:27 +08:00
|
|
|
bool AMDGPUDAGToDAGISel::isInlineImmediate(SDNode *N) const {
|
|
|
|
const SITargetLowering *TL
|
|
|
|
= static_cast<const SITargetLowering *>(getTargetLowering());
|
|
|
|
return TL->analyzeImmediate(N) == 0;
|
|
|
|
}
|
|
|
|
|
2013-08-15 07:24:24 +08:00
|
|
|
/// \brief Determine the register class for \p OpNo
|
|
|
|
/// \returns The register class of the virtual register that will be used for
|
|
|
|
/// the given operand number \OpNo or NULL if the register class cannot be
|
|
|
|
/// determined.
|
|
|
|
const TargetRegisterClass *AMDGPUDAGToDAGISel::getOperandRegClass(SDNode *N,
|
|
|
|
unsigned OpNo) const {
|
2014-04-18 15:40:20 +08:00
|
|
|
if (!N->isMachineOpcode())
|
|
|
|
return nullptr;
|
|
|
|
|
2013-08-15 07:24:24 +08:00
|
|
|
switch (N->getMachineOpcode()) {
|
|
|
|
default: {
|
|
|
|
const MCInstrDesc &Desc = TM.getInstrInfo()->get(N->getMachineOpcode());
|
2013-08-15 15:11:34 +08:00
|
|
|
unsigned OpIdx = Desc.getNumDefs() + OpNo;
|
|
|
|
if (OpIdx >= Desc.getNumOperands())
|
2014-04-18 15:40:20 +08:00
|
|
|
return nullptr;
|
2013-08-15 15:11:34 +08:00
|
|
|
int RegClass = Desc.OpInfo[OpIdx].RegClass;
|
2014-04-18 15:40:20 +08:00
|
|
|
if (RegClass == -1)
|
|
|
|
return nullptr;
|
|
|
|
|
2013-08-15 07:24:24 +08:00
|
|
|
return TM.getRegisterInfo()->getRegClass(RegClass);
|
|
|
|
}
|
|
|
|
case AMDGPU::REG_SEQUENCE: {
|
2014-04-18 15:40:20 +08:00
|
|
|
unsigned RCID = cast<ConstantSDNode>(N->getOperand(0))->getZExtValue();
|
|
|
|
const TargetRegisterClass *SuperRC = TM.getRegisterInfo()->getRegClass(RCID);
|
|
|
|
|
|
|
|
SDValue SubRegOp = N->getOperand(OpNo + 1);
|
|
|
|
unsigned SubRegIdx = cast<ConstantSDNode>(SubRegOp)->getZExtValue();
|
2013-08-15 07:24:24 +08:00
|
|
|
return TM.getRegisterInfo()->getSubClassWithSubReg(SuperRC, SubRegIdx);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2012-12-12 05:25:42 +08:00
|
|
|
SDValue AMDGPUDAGToDAGISel::getSmallIPtrImm(unsigned int Imm) {
|
|
|
|
return CurDAG->getTargetConstant(Imm, MVT::i32);
|
|
|
|
}
|
|
|
|
|
|
|
|
bool AMDGPUDAGToDAGISel::SelectADDRParam(
|
2014-04-18 15:40:20 +08:00
|
|
|
SDValue Addr, SDValue& R1, SDValue& R2) {
|
2012-12-12 05:25:42 +08:00
|
|
|
|
|
|
|
if (Addr.getOpcode() == ISD::FrameIndex) {
|
|
|
|
if (FrameIndexSDNode *FIN = dyn_cast<FrameIndexSDNode>(Addr)) {
|
|
|
|
R1 = CurDAG->getTargetFrameIndex(FIN->getIndex(), MVT::i32);
|
|
|
|
R2 = CurDAG->getTargetConstant(0, MVT::i32);
|
|
|
|
} else {
|
|
|
|
R1 = Addr;
|
|
|
|
R2 = CurDAG->getTargetConstant(0, MVT::i32);
|
|
|
|
}
|
|
|
|
} else if (Addr.getOpcode() == ISD::ADD) {
|
|
|
|
R1 = Addr.getOperand(0);
|
|
|
|
R2 = Addr.getOperand(1);
|
|
|
|
} else {
|
|
|
|
R1 = Addr;
|
|
|
|
R2 = CurDAG->getTargetConstant(0, MVT::i32);
|
|
|
|
}
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
|
|
|
bool AMDGPUDAGToDAGISel::SelectADDR(SDValue Addr, SDValue& R1, SDValue& R2) {
|
|
|
|
if (Addr.getOpcode() == ISD::TargetExternalSymbol ||
|
|
|
|
Addr.getOpcode() == ISD::TargetGlobalAddress) {
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
return SelectADDRParam(Addr, R1, R2);
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
bool AMDGPUDAGToDAGISel::SelectADDR64(SDValue Addr, SDValue& R1, SDValue& R2) {
|
|
|
|
if (Addr.getOpcode() == ISD::TargetExternalSymbol ||
|
|
|
|
Addr.getOpcode() == ISD::TargetGlobalAddress) {
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (Addr.getOpcode() == ISD::FrameIndex) {
|
|
|
|
if (FrameIndexSDNode *FIN = dyn_cast<FrameIndexSDNode>(Addr)) {
|
|
|
|
R1 = CurDAG->getTargetFrameIndex(FIN->getIndex(), MVT::i64);
|
|
|
|
R2 = CurDAG->getTargetConstant(0, MVT::i64);
|
|
|
|
} else {
|
|
|
|
R1 = Addr;
|
|
|
|
R2 = CurDAG->getTargetConstant(0, MVT::i64);
|
|
|
|
}
|
|
|
|
} else if (Addr.getOpcode() == ISD::ADD) {
|
|
|
|
R1 = Addr.getOperand(0);
|
|
|
|
R2 = Addr.getOperand(1);
|
|
|
|
} else {
|
|
|
|
R1 = Addr;
|
|
|
|
R2 = CurDAG->getTargetConstant(0, MVT::i64);
|
|
|
|
}
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
|
|
|
SDNode *AMDGPUDAGToDAGISel::Select(SDNode *N) {
|
|
|
|
unsigned int Opc = N->getOpcode();
|
|
|
|
if (N->isMachineOpcode()) {
|
2013-09-22 16:21:56 +08:00
|
|
|
N->setNodeId(-1);
|
2014-04-18 15:40:20 +08:00
|
|
|
return nullptr; // Already selected.
|
2012-12-12 05:25:42 +08:00
|
|
|
}
|
2014-04-18 13:19:26 +08:00
|
|
|
|
|
|
|
const AMDGPUSubtarget &ST = TM.getSubtarget<AMDGPUSubtarget>();
|
2012-12-12 05:25:42 +08:00
|
|
|
switch (Opc) {
|
|
|
|
default: break;
|
2014-02-26 05:36:18 +08:00
|
|
|
// We are selecting i64 ADD here instead of custom lower it during
|
|
|
|
// DAG legalization, so we can fold some i64 ADDs used for address
|
|
|
|
// calculation into the LOAD and STORE instructions.
|
|
|
|
case ISD::ADD: {
|
|
|
|
if (N->getValueType(0) != MVT::i64 ||
|
|
|
|
ST.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS)
|
|
|
|
break;
|
|
|
|
|
|
|
|
SDLoc DL(N);
|
|
|
|
SDValue LHS = N->getOperand(0);
|
|
|
|
SDValue RHS = N->getOperand(1);
|
|
|
|
|
|
|
|
SDValue Sub0 = CurDAG->getTargetConstant(AMDGPU::sub0, MVT::i32);
|
|
|
|
SDValue Sub1 = CurDAG->getTargetConstant(AMDGPU::sub1, MVT::i32);
|
|
|
|
|
|
|
|
SDNode *Lo0 = CurDAG->getMachineNode(TargetOpcode::EXTRACT_SUBREG,
|
|
|
|
DL, MVT::i32, LHS, Sub0);
|
|
|
|
SDNode *Hi0 = CurDAG->getMachineNode(TargetOpcode::EXTRACT_SUBREG,
|
|
|
|
DL, MVT::i32, LHS, Sub1);
|
|
|
|
|
|
|
|
SDNode *Lo1 = CurDAG->getMachineNode(TargetOpcode::EXTRACT_SUBREG,
|
|
|
|
DL, MVT::i32, RHS, Sub0);
|
|
|
|
SDNode *Hi1 = CurDAG->getMachineNode(TargetOpcode::EXTRACT_SUBREG,
|
|
|
|
DL, MVT::i32, RHS, Sub1);
|
|
|
|
|
|
|
|
SDVTList VTList = CurDAG->getVTList(MVT::i32, MVT::Glue);
|
|
|
|
|
|
|
|
SmallVector<SDValue, 8> AddLoArgs;
|
|
|
|
AddLoArgs.push_back(SDValue(Lo0, 0));
|
|
|
|
AddLoArgs.push_back(SDValue(Lo1, 0));
|
|
|
|
|
|
|
|
SDNode *AddLo = CurDAG->getMachineNode(AMDGPU::S_ADD_I32, DL,
|
|
|
|
VTList, AddLoArgs);
|
|
|
|
SDValue Carry = SDValue(AddLo, 1);
|
|
|
|
SDNode *AddHi = CurDAG->getMachineNode(AMDGPU::S_ADDC_U32, DL,
|
|
|
|
MVT::i32, SDValue(Hi0, 0),
|
|
|
|
SDValue(Hi1, 0), Carry);
|
|
|
|
|
|
|
|
SDValue Args[5] = {
|
|
|
|
CurDAG->getTargetConstant(AMDGPU::SReg_64RegClassID, MVT::i32),
|
|
|
|
SDValue(AddLo,0),
|
|
|
|
Sub0,
|
|
|
|
SDValue(AddHi,0),
|
|
|
|
Sub1,
|
|
|
|
};
|
2014-04-28 03:21:11 +08:00
|
|
|
return CurDAG->SelectNodeTo(N, AMDGPU::REG_SEQUENCE, MVT::i64, Args);
|
2014-02-26 05:36:18 +08:00
|
|
|
}
|
2013-03-05 23:04:49 +08:00
|
|
|
case ISD::BUILD_VECTOR: {
|
2013-08-15 07:24:32 +08:00
|
|
|
unsigned RegClassID;
|
|
|
|
const AMDGPURegisterInfo *TRI =
|
|
|
|
static_cast<const AMDGPURegisterInfo*>(TM.getRegisterInfo());
|
|
|
|
const SIRegisterInfo *SIRI =
|
|
|
|
static_cast<const SIRegisterInfo*>(TM.getRegisterInfo());
|
|
|
|
EVT VT = N->getValueType(0);
|
|
|
|
unsigned NumVectorElts = VT.getVectorNumElements();
|
|
|
|
assert(VT.getVectorElementType().bitsEq(MVT::i32));
|
|
|
|
if (ST.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) {
|
|
|
|
bool UseVReg = true;
|
|
|
|
for (SDNode::use_iterator U = N->use_begin(), E = SDNode::use_end();
|
|
|
|
U != E; ++U) {
|
|
|
|
if (!U->isMachineOpcode()) {
|
|
|
|
continue;
|
|
|
|
}
|
|
|
|
const TargetRegisterClass *RC = getOperandRegClass(*U, U.getOperandNo());
|
|
|
|
if (!RC) {
|
|
|
|
continue;
|
|
|
|
}
|
|
|
|
if (SIRI->isSGPRClass(RC)) {
|
|
|
|
UseVReg = false;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
switch(NumVectorElts) {
|
|
|
|
case 1: RegClassID = UseVReg ? AMDGPU::VReg_32RegClassID :
|
|
|
|
AMDGPU::SReg_32RegClassID;
|
|
|
|
break;
|
|
|
|
case 2: RegClassID = UseVReg ? AMDGPU::VReg_64RegClassID :
|
|
|
|
AMDGPU::SReg_64RegClassID;
|
|
|
|
break;
|
|
|
|
case 4: RegClassID = UseVReg ? AMDGPU::VReg_128RegClassID :
|
|
|
|
AMDGPU::SReg_128RegClassID;
|
|
|
|
break;
|
|
|
|
case 8: RegClassID = UseVReg ? AMDGPU::VReg_256RegClassID :
|
|
|
|
AMDGPU::SReg_256RegClassID;
|
|
|
|
break;
|
|
|
|
case 16: RegClassID = UseVReg ? AMDGPU::VReg_512RegClassID :
|
|
|
|
AMDGPU::SReg_512RegClassID;
|
|
|
|
break;
|
2013-09-01 05:20:04 +08:00
|
|
|
default: llvm_unreachable("Do not know how to lower this BUILD_VECTOR");
|
2013-08-15 07:24:32 +08:00
|
|
|
}
|
|
|
|
} else {
|
|
|
|
// BUILD_VECTOR was lowered into an IMPLICIT_DEF + 4 INSERT_SUBREG
|
|
|
|
// that adds a 128 bits reg copy when going through TwoAddressInstructions
|
|
|
|
// pass. We want to avoid 128 bits copies as much as possible because they
|
|
|
|
// can't be bundled by our scheduler.
|
|
|
|
switch(NumVectorElts) {
|
|
|
|
case 2: RegClassID = AMDGPU::R600_Reg64RegClassID; break;
|
|
|
|
case 4: RegClassID = AMDGPU::R600_Reg128RegClassID; break;
|
|
|
|
default: llvm_unreachable("Do not know how to lower this BUILD_VECTOR");
|
|
|
|
}
|
2013-03-05 23:04:49 +08:00
|
|
|
}
|
2013-08-01 23:23:42 +08:00
|
|
|
|
2013-08-15 07:24:32 +08:00
|
|
|
SDValue RegClass = CurDAG->getTargetConstant(RegClassID, MVT::i32);
|
|
|
|
|
|
|
|
if (NumVectorElts == 1) {
|
|
|
|
return CurDAG->SelectNodeTo(N, AMDGPU::COPY_TO_REGCLASS,
|
|
|
|
VT.getVectorElementType(),
|
|
|
|
N->getOperand(0), RegClass);
|
2013-08-01 23:23:42 +08:00
|
|
|
}
|
2013-08-15 07:24:32 +08:00
|
|
|
|
|
|
|
assert(NumVectorElts <= 16 && "Vectors with more than 16 elements not "
|
|
|
|
"supported yet");
|
|
|
|
// 16 = Max Num Vector Elements
|
|
|
|
// 2 = 2 REG_SEQUENCE operands per element (value, subreg index)
|
|
|
|
// 1 = Vector Register Class
|
2014-04-28 03:21:11 +08:00
|
|
|
SmallVector<SDValue, 16 * 2 + 1> RegSeqArgs(N->getNumOperands() * 2 + 1);
|
2013-08-15 07:24:32 +08:00
|
|
|
|
|
|
|
RegSeqArgs[0] = CurDAG->getTargetConstant(RegClassID, MVT::i32);
|
2013-03-05 23:04:49 +08:00
|
|
|
bool IsRegSeq = true;
|
|
|
|
for (unsigned i = 0; i < N->getNumOperands(); i++) {
|
2013-08-15 07:24:32 +08:00
|
|
|
// XXX: Why is this here?
|
2013-03-05 23:04:49 +08:00
|
|
|
if (dyn_cast<RegisterSDNode>(N->getOperand(i))) {
|
|
|
|
IsRegSeq = false;
|
|
|
|
break;
|
|
|
|
}
|
2013-08-15 07:24:32 +08:00
|
|
|
RegSeqArgs[1 + (2 * i)] = N->getOperand(i);
|
|
|
|
RegSeqArgs[1 + (2 * i) + 1] =
|
|
|
|
CurDAG->getTargetConstant(TRI->getSubRegFromChannel(i), MVT::i32);
|
2013-03-05 23:04:49 +08:00
|
|
|
}
|
|
|
|
if (!IsRegSeq)
|
|
|
|
break;
|
|
|
|
return CurDAG->SelectNodeTo(N, AMDGPU::REG_SEQUENCE, N->getVTList(),
|
2014-04-28 03:21:11 +08:00
|
|
|
RegSeqArgs);
|
2013-03-05 23:04:49 +08:00
|
|
|
}
|
2013-04-06 07:31:51 +08:00
|
|
|
case ISD::BUILD_PAIR: {
|
|
|
|
SDValue RC, SubReg0, SubReg1;
|
2013-06-08 04:37:48 +08:00
|
|
|
if (ST.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS) {
|
2013-04-06 07:31:51 +08:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
if (N->getValueType(0) == MVT::i128) {
|
|
|
|
RC = CurDAG->getTargetConstant(AMDGPU::SReg_128RegClassID, MVT::i32);
|
|
|
|
SubReg0 = CurDAG->getTargetConstant(AMDGPU::sub0_sub1, MVT::i32);
|
|
|
|
SubReg1 = CurDAG->getTargetConstant(AMDGPU::sub2_sub3, MVT::i32);
|
|
|
|
} else if (N->getValueType(0) == MVT::i64) {
|
2014-04-18 08:36:21 +08:00
|
|
|
RC = CurDAG->getTargetConstant(AMDGPU::SReg_64RegClassID, MVT::i32);
|
2013-04-06 07:31:51 +08:00
|
|
|
SubReg0 = CurDAG->getTargetConstant(AMDGPU::sub0, MVT::i32);
|
|
|
|
SubReg1 = CurDAG->getTargetConstant(AMDGPU::sub1, MVT::i32);
|
|
|
|
} else {
|
|
|
|
llvm_unreachable("Unhandled value type for BUILD_PAIR");
|
|
|
|
}
|
|
|
|
const SDValue Ops[] = { RC, N->getOperand(0), SubReg0,
|
|
|
|
N->getOperand(1), SubReg1 };
|
|
|
|
return CurDAG->getMachineNode(TargetOpcode::REG_SEQUENCE,
|
2013-05-25 10:42:55 +08:00
|
|
|
SDLoc(N), N->getValueType(0), Ops);
|
2013-04-06 07:31:51 +08:00
|
|
|
}
|
2014-04-04 04:19:27 +08:00
|
|
|
|
|
|
|
case ISD::Constant:
|
|
|
|
case ISD::ConstantFP: {
|
|
|
|
const AMDGPUSubtarget &ST = TM.getSubtarget<AMDGPUSubtarget>();
|
|
|
|
if (ST.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS ||
|
|
|
|
N->getValueType(0).getSizeInBits() != 64 || isInlineImmediate(N))
|
|
|
|
break;
|
|
|
|
|
|
|
|
uint64_t Imm;
|
|
|
|
if (ConstantFPSDNode *FP = dyn_cast<ConstantFPSDNode>(N))
|
|
|
|
Imm = FP->getValueAPF().bitcastToAPInt().getZExtValue();
|
|
|
|
else {
|
2014-04-08 03:31:13 +08:00
|
|
|
ConstantSDNode *C = cast<ConstantSDNode>(N);
|
2014-04-04 04:19:27 +08:00
|
|
|
Imm = C->getZExtValue();
|
|
|
|
}
|
|
|
|
|
|
|
|
SDNode *Lo = CurDAG->getMachineNode(AMDGPU::S_MOV_B32, SDLoc(N), MVT::i32,
|
|
|
|
CurDAG->getConstant(Imm & 0xFFFFFFFF, MVT::i32));
|
|
|
|
SDNode *Hi = CurDAG->getMachineNode(AMDGPU::S_MOV_B32, SDLoc(N), MVT::i32,
|
|
|
|
CurDAG->getConstant(Imm >> 32, MVT::i32));
|
|
|
|
const SDValue Ops[] = {
|
|
|
|
CurDAG->getTargetConstant(AMDGPU::SReg_64RegClassID, MVT::i32),
|
|
|
|
SDValue(Lo, 0), CurDAG->getTargetConstant(AMDGPU::sub0, MVT::i32),
|
|
|
|
SDValue(Hi, 0), CurDAG->getTargetConstant(AMDGPU::sub1, MVT::i32)
|
|
|
|
};
|
|
|
|
|
|
|
|
return CurDAG->getMachineNode(TargetOpcode::REG_SEQUENCE, SDLoc(N),
|
|
|
|
N->getValueType(0), Ops);
|
|
|
|
}
|
|
|
|
|
2013-11-14 07:36:50 +08:00
|
|
|
case AMDGPUISD::REGISTER_LOAD: {
|
|
|
|
if (ST.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
|
|
|
|
break;
|
|
|
|
SDValue Addr, Offset;
|
|
|
|
|
|
|
|
SelectADDRIndirect(N->getOperand(1), Addr, Offset);
|
|
|
|
const SDValue Ops[] = {
|
|
|
|
Addr,
|
|
|
|
Offset,
|
|
|
|
CurDAG->getTargetConstant(0, MVT::i32),
|
|
|
|
N->getOperand(0),
|
|
|
|
};
|
|
|
|
return CurDAG->getMachineNode(AMDGPU::SI_RegisterLoad, SDLoc(N),
|
|
|
|
CurDAG->getVTList(MVT::i32, MVT::i64, MVT::Other),
|
|
|
|
Ops);
|
|
|
|
}
|
|
|
|
case AMDGPUISD::REGISTER_STORE: {
|
|
|
|
if (ST.getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
|
|
|
|
break;
|
|
|
|
SDValue Addr, Offset;
|
|
|
|
SelectADDRIndirect(N->getOperand(2), Addr, Offset);
|
|
|
|
const SDValue Ops[] = {
|
|
|
|
N->getOperand(1),
|
|
|
|
Addr,
|
|
|
|
Offset,
|
|
|
|
CurDAG->getTargetConstant(0, MVT::i32),
|
|
|
|
N->getOperand(0),
|
|
|
|
};
|
|
|
|
return CurDAG->getMachineNode(AMDGPU::SI_RegisterStorePseudo, SDLoc(N),
|
|
|
|
CurDAG->getVTList(MVT::Other),
|
|
|
|
Ops);
|
|
|
|
}
|
2014-04-18 13:19:26 +08:00
|
|
|
|
|
|
|
case AMDGPUISD::BFE_I32:
|
|
|
|
case AMDGPUISD::BFE_U32: {
|
|
|
|
if (ST.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS)
|
|
|
|
break;
|
|
|
|
|
|
|
|
// There is a scalar version available, but unlike the vector version which
|
|
|
|
// has a separate operand for the offset and width, the scalar version packs
|
|
|
|
// the width and offset into a single operand. Try to move to the scalar
|
|
|
|
// version if the offsets are constant, so that we can try to keep extended
|
|
|
|
// loads of kernel arguments in SGPRs.
|
|
|
|
|
|
|
|
// TODO: Technically we could try to pattern match scalar bitshifts of
|
|
|
|
// dynamic values, but it's probably not useful.
|
|
|
|
ConstantSDNode *Offset = dyn_cast<ConstantSDNode>(N->getOperand(1));
|
|
|
|
if (!Offset)
|
|
|
|
break;
|
|
|
|
|
|
|
|
ConstantSDNode *Width = dyn_cast<ConstantSDNode>(N->getOperand(2));
|
|
|
|
if (!Width)
|
|
|
|
break;
|
|
|
|
|
|
|
|
bool Signed = Opc == AMDGPUISD::BFE_I32;
|
|
|
|
|
|
|
|
// Transformation function, pack the offset and width of a BFE into
|
|
|
|
// the format expected by the S_BFE_I32 / S_BFE_U32. In the second
|
|
|
|
// source, bits [5:0] contain the offset and bits [22:16] the width.
|
|
|
|
|
|
|
|
uint32_t OffsetVal = Offset->getZExtValue();
|
|
|
|
uint32_t WidthVal = Width->getZExtValue();
|
|
|
|
|
|
|
|
uint32_t PackedVal = OffsetVal | WidthVal << 16;
|
|
|
|
|
|
|
|
SDValue PackedOffsetWidth = CurDAG->getTargetConstant(PackedVal, MVT::i32);
|
|
|
|
return CurDAG->getMachineNode(Signed ? AMDGPU::S_BFE_I32 : AMDGPU::S_BFE_U32,
|
|
|
|
SDLoc(N),
|
|
|
|
MVT::i32,
|
|
|
|
N->getOperand(0),
|
|
|
|
PackedOffsetWidth);
|
|
|
|
|
|
|
|
}
|
2012-12-12 05:25:42 +08:00
|
|
|
}
|
2013-09-13 07:45:00 +08:00
|
|
|
return SelectCode(N);
|
2013-01-23 10:09:06 +08:00
|
|
|
}
|
|
|
|
|
2012-12-12 05:25:42 +08:00
|
|
|
|
2014-04-18 15:40:20 +08:00
|
|
|
bool AMDGPUDAGToDAGISel::checkType(const Value *Ptr, unsigned AS) {
|
|
|
|
assert(AS != 0 && "Use checkPrivateAddress instead.");
|
|
|
|
if (!Ptr)
|
2012-12-12 05:25:42 +08:00
|
|
|
return false;
|
2014-04-18 15:40:20 +08:00
|
|
|
|
|
|
|
return Ptr->getType()->getPointerAddressSpace() == AS;
|
2012-12-12 05:25:42 +08:00
|
|
|
}
|
|
|
|
|
2014-04-15 15:22:52 +08:00
|
|
|
bool AMDGPUDAGToDAGISel::checkPrivateAddress(const MachineMemOperand *Op) {
|
2014-04-18 15:40:20 +08:00
|
|
|
if (Op->getPseudoValue())
|
|
|
|
return true;
|
|
|
|
|
|
|
|
if (PointerType *PT = dyn_cast<PointerType>(Op->getValue()->getType()))
|
|
|
|
return PT->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;
|
|
|
|
|
|
|
|
return false;
|
2014-04-15 15:22:52 +08:00
|
|
|
}
|
|
|
|
|
2012-12-12 05:25:42 +08:00
|
|
|
bool AMDGPUDAGToDAGISel::isGlobalStore(const StoreSDNode *N) {
|
2014-04-15 15:22:52 +08:00
|
|
|
return checkType(N->getMemOperand()->getValue(), AMDGPUAS::GLOBAL_ADDRESS);
|
2012-12-12 05:25:42 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
bool AMDGPUDAGToDAGISel::isPrivateStore(const StoreSDNode *N) {
|
2014-04-18 15:40:20 +08:00
|
|
|
const Value *MemVal = N->getMemOperand()->getValue();
|
|
|
|
return (!checkType(MemVal, AMDGPUAS::LOCAL_ADDRESS) &&
|
|
|
|
!checkType(MemVal, AMDGPUAS::GLOBAL_ADDRESS) &&
|
|
|
|
!checkType(MemVal, AMDGPUAS::REGION_ADDRESS));
|
2012-12-12 05:25:42 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
bool AMDGPUDAGToDAGISel::isLocalStore(const StoreSDNode *N) {
|
2014-04-15 15:22:52 +08:00
|
|
|
return checkType(N->getMemOperand()->getValue(), AMDGPUAS::LOCAL_ADDRESS);
|
2012-12-12 05:25:42 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
bool AMDGPUDAGToDAGISel::isRegionStore(const StoreSDNode *N) {
|
2014-04-15 15:22:52 +08:00
|
|
|
return checkType(N->getMemOperand()->getValue(), AMDGPUAS::REGION_ADDRESS);
|
2012-12-12 05:25:42 +08:00
|
|
|
}
|
|
|
|
|
2013-07-23 09:48:18 +08:00
|
|
|
bool AMDGPUDAGToDAGISel::isConstantLoad(const LoadSDNode *N, int CbId) const {
|
2014-04-18 15:40:20 +08:00
|
|
|
const Value *MemVal = N->getMemOperand()->getValue();
|
|
|
|
if (CbId == -1)
|
|
|
|
return checkType(MemVal, AMDGPUAS::CONSTANT_ADDRESS);
|
|
|
|
|
|
|
|
return checkType(MemVal, AMDGPUAS::CONSTANT_BUFFER_0 + CbId);
|
2012-12-12 05:25:42 +08:00
|
|
|
}
|
|
|
|
|
2013-06-19 07:37:58 +08:00
|
|
|
bool AMDGPUDAGToDAGISel::isGlobalLoad(const LoadSDNode *N) const {
|
2013-07-24 07:54:56 +08:00
|
|
|
if (N->getAddressSpace() == AMDGPUAS::CONSTANT_ADDRESS) {
|
|
|
|
const AMDGPUSubtarget &ST = TM.getSubtarget<AMDGPUSubtarget>();
|
|
|
|
if (ST.getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS ||
|
|
|
|
N->getMemoryVT().bitsLT(MVT::i32)) {
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
}
|
2014-04-15 15:22:52 +08:00
|
|
|
return checkType(N->getMemOperand()->getValue(), AMDGPUAS::GLOBAL_ADDRESS);
|
2012-12-12 05:25:42 +08:00
|
|
|
}
|
|
|
|
|
2013-06-19 07:37:58 +08:00
|
|
|
bool AMDGPUDAGToDAGISel::isParamLoad(const LoadSDNode *N) const {
|
2014-04-15 15:22:52 +08:00
|
|
|
return checkType(N->getMemOperand()->getValue(), AMDGPUAS::PARAM_I_ADDRESS);
|
2012-12-12 05:25:42 +08:00
|
|
|
}
|
|
|
|
|
2013-06-19 07:37:58 +08:00
|
|
|
bool AMDGPUDAGToDAGISel::isLocalLoad(const LoadSDNode *N) const {
|
2014-04-15 15:22:52 +08:00
|
|
|
return checkType(N->getMemOperand()->getValue(), AMDGPUAS::LOCAL_ADDRESS);
|
2012-12-12 05:25:42 +08:00
|
|
|
}
|
|
|
|
|
2013-06-19 07:37:58 +08:00
|
|
|
bool AMDGPUDAGToDAGISel::isRegionLoad(const LoadSDNode *N) const {
|
2014-04-15 15:22:52 +08:00
|
|
|
return checkType(N->getMemOperand()->getValue(), AMDGPUAS::REGION_ADDRESS);
|
2012-12-12 05:25:42 +08:00
|
|
|
}
|
|
|
|
|
2013-06-19 07:37:58 +08:00
|
|
|
bool AMDGPUDAGToDAGISel::isCPLoad(const LoadSDNode *N) const {
|
2012-12-12 05:25:42 +08:00
|
|
|
MachineMemOperand *MMO = N->getMemOperand();
|
2014-04-15 15:22:52 +08:00
|
|
|
if (checkPrivateAddress(N->getMemOperand())) {
|
2012-12-12 05:25:42 +08:00
|
|
|
if (MMO) {
|
2014-04-15 15:22:52 +08:00
|
|
|
const PseudoSourceValue *PSV = MMO->getPseudoValue();
|
2012-12-12 05:25:42 +08:00
|
|
|
if (PSV && PSV == PseudoSourceValue::getConstantPool()) {
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2013-06-19 07:37:58 +08:00
|
|
|
bool AMDGPUDAGToDAGISel::isPrivateLoad(const LoadSDNode *N) const {
|
2014-04-15 15:22:52 +08:00
|
|
|
if (checkPrivateAddress(N->getMemOperand())) {
|
2012-12-12 05:25:42 +08:00
|
|
|
// Check to make sure we are not a constant pool load or a constant load
|
|
|
|
// that is marked as a private load
|
|
|
|
if (isCPLoad(N) || isConstantLoad(N, -1)) {
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
}
|
2014-04-18 15:40:20 +08:00
|
|
|
|
|
|
|
const Value *MemVal = N->getMemOperand()->getValue();
|
|
|
|
if (!checkType(MemVal, AMDGPUAS::LOCAL_ADDRESS) &&
|
|
|
|
!checkType(MemVal, AMDGPUAS::GLOBAL_ADDRESS) &&
|
|
|
|
!checkType(MemVal, AMDGPUAS::REGION_ADDRESS) &&
|
|
|
|
!checkType(MemVal, AMDGPUAS::CONSTANT_ADDRESS) &&
|
|
|
|
!checkType(MemVal, AMDGPUAS::PARAM_D_ADDRESS) &&
|
|
|
|
!checkType(MemVal, AMDGPUAS::PARAM_I_ADDRESS)){
|
2012-12-12 05:25:42 +08:00
|
|
|
return true;
|
|
|
|
}
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
const char *AMDGPUDAGToDAGISel::getPassName() const {
|
|
|
|
return "AMDGPU DAG->DAG Pattern Instruction Selection";
|
|
|
|
}
|
|
|
|
|
|
|
|
#ifdef DEBUGTMP
|
|
|
|
#undef INT64_C
|
|
|
|
#endif
|
|
|
|
#undef DEBUGTMP
|
|
|
|
|
2013-07-23 09:48:42 +08:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// Complex Patterns
|
|
|
|
//===----------------------------------------------------------------------===//
|
2012-12-12 05:25:42 +08:00
|
|
|
|
2013-01-23 10:09:06 +08:00
|
|
|
bool AMDGPUDAGToDAGISel::SelectGlobalValueConstantOffset(SDValue Addr,
|
2014-04-18 15:40:20 +08:00
|
|
|
SDValue& IntPtr) {
|
2013-01-23 10:09:06 +08:00
|
|
|
if (ConstantSDNode *Cst = dyn_cast<ConstantSDNode>(Addr)) {
|
|
|
|
IntPtr = CurDAG->getIntPtrConstant(Cst->getZExtValue() / 4, true);
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
bool AMDGPUDAGToDAGISel::SelectGlobalValueVariableOffset(SDValue Addr,
|
|
|
|
SDValue& BaseReg, SDValue &Offset) {
|
2014-04-18 15:40:20 +08:00
|
|
|
if (!isa<ConstantSDNode>(Addr)) {
|
2013-01-23 10:09:06 +08:00
|
|
|
BaseReg = Addr;
|
|
|
|
Offset = CurDAG->getIntPtrConstant(0, true);
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2012-12-12 05:25:42 +08:00
|
|
|
bool AMDGPUDAGToDAGISel::SelectADDRVTX_READ(SDValue Addr, SDValue &Base,
|
|
|
|
SDValue &Offset) {
|
2014-04-18 15:40:20 +08:00
|
|
|
ConstantSDNode *IMMOffset;
|
2012-12-12 05:25:42 +08:00
|
|
|
|
|
|
|
if (Addr.getOpcode() == ISD::ADD
|
|
|
|
&& (IMMOffset = dyn_cast<ConstantSDNode>(Addr.getOperand(1)))
|
|
|
|
&& isInt<16>(IMMOffset->getZExtValue())) {
|
|
|
|
|
|
|
|
Base = Addr.getOperand(0);
|
|
|
|
Offset = CurDAG->getTargetConstant(IMMOffset->getZExtValue(), MVT::i32);
|
|
|
|
return true;
|
|
|
|
// If the pointer address is constant, we can move it to the offset field.
|
|
|
|
} else if ((IMMOffset = dyn_cast<ConstantSDNode>(Addr))
|
|
|
|
&& isInt<16>(IMMOffset->getZExtValue())) {
|
|
|
|
Base = CurDAG->getCopyFromReg(CurDAG->getEntryNode(),
|
2013-05-25 10:42:55 +08:00
|
|
|
SDLoc(CurDAG->getEntryNode()),
|
2012-12-12 05:25:42 +08:00
|
|
|
AMDGPU::ZERO, MVT::i32);
|
|
|
|
Offset = CurDAG->getTargetConstant(IMMOffset->getZExtValue(), MVT::i32);
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
|
|
|
// Default case, no offset
|
|
|
|
Base = Addr;
|
|
|
|
Offset = CurDAG->getTargetConstant(0, MVT::i32);
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
2013-02-07 01:32:29 +08:00
|
|
|
bool AMDGPUDAGToDAGISel::SelectADDRIndirect(SDValue Addr, SDValue &Base,
|
|
|
|
SDValue &Offset) {
|
|
|
|
ConstantSDNode *C;
|
|
|
|
|
|
|
|
if ((C = dyn_cast<ConstantSDNode>(Addr))) {
|
|
|
|
Base = CurDAG->getRegister(AMDGPU::INDIRECT_BASE_ADDR, MVT::i32);
|
|
|
|
Offset = CurDAG->getTargetConstant(C->getZExtValue(), MVT::i32);
|
|
|
|
} else if ((Addr.getOpcode() == ISD::ADD || Addr.getOpcode() == ISD::OR) &&
|
|
|
|
(C = dyn_cast<ConstantSDNode>(Addr.getOperand(1)))) {
|
|
|
|
Base = Addr.getOperand(0);
|
|
|
|
Offset = CurDAG->getTargetConstant(C->getZExtValue(), MVT::i32);
|
|
|
|
} else {
|
|
|
|
Base = Addr;
|
|
|
|
Offset = CurDAG->getTargetConstant(0, MVT::i32);
|
|
|
|
}
|
|
|
|
|
|
|
|
return true;
|
|
|
|
}
|
2013-02-27 01:52:16 +08:00
|
|
|
|
|
|
|
void AMDGPUDAGToDAGISel::PostprocessISelDAG() {
|
2013-06-20 05:36:55 +08:00
|
|
|
const AMDGPUTargetLowering& Lowering =
|
2014-04-18 15:40:20 +08:00
|
|
|
*static_cast<const AMDGPUTargetLowering*>(getTargetLowering());
|
2013-09-13 07:44:44 +08:00
|
|
|
bool IsModified = false;
|
|
|
|
do {
|
|
|
|
IsModified = false;
|
|
|
|
// Go over all selected nodes and try to fold them a bit more
|
|
|
|
for (SelectionDAG::allnodes_iterator I = CurDAG->allnodes_begin(),
|
|
|
|
E = CurDAG->allnodes_end(); I != E; ++I) {
|
2013-02-27 01:52:16 +08:00
|
|
|
|
2013-09-13 07:44:44 +08:00
|
|
|
SDNode *Node = I;
|
2013-06-04 01:39:46 +08:00
|
|
|
|
2013-09-13 07:44:44 +08:00
|
|
|
MachineSDNode *MachineNode = dyn_cast<MachineSDNode>(I);
|
|
|
|
if (!MachineNode)
|
|
|
|
continue;
|
2013-02-27 01:52:16 +08:00
|
|
|
|
2013-09-13 07:44:44 +08:00
|
|
|
SDNode *ResNode = Lowering.PostISelFolding(MachineNode, *CurDAG);
|
|
|
|
if (ResNode != Node) {
|
|
|
|
ReplaceUses(Node, ResNode);
|
|
|
|
IsModified = true;
|
|
|
|
}
|
2013-06-04 01:39:46 +08:00
|
|
|
}
|
2013-09-13 07:44:44 +08:00
|
|
|
CurDAG->RemoveDeadNodes();
|
|
|
|
} while (IsModified);
|
2013-02-27 01:52:16 +08:00
|
|
|
}
|