2017-02-07 02:57:51 +08:00
|
|
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
|
|
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx2 | FileCheck %s
|
|
|
|
|
|
|
|
; FIXME: Various missed opportunities to simplify integer absolute instructions.
|
|
|
|
|
|
|
|
; fold (abs c1) -> c2
|
|
|
|
define <4 x i32> @combine_v4i32_abs_constant() {
|
|
|
|
; CHECK-LABEL: combine_v4i32_abs_constant:
|
|
|
|
; CHECK: # BB#0:
|
|
|
|
; CHECK-NEXT: vpabsd {{.*}}(%rip), %xmm0
|
|
|
|
; CHECK-NEXT: retq
|
|
|
|
%1 = call <4 x i32> @llvm.x86.ssse3.pabs.d.128(<4 x i32> <i32 0, i32 -1, i32 3, i32 -2147483648>)
|
|
|
|
ret <4 x i32> %1
|
|
|
|
}
|
|
|
|
|
|
|
|
define <16 x i16> @combine_v16i16_abs_constant() {
|
|
|
|
; CHECK-LABEL: combine_v16i16_abs_constant:
|
|
|
|
; CHECK: # BB#0:
|
|
|
|
; CHECK-NEXT: vpabsw {{.*}}(%rip), %ymm0
|
|
|
|
; CHECK-NEXT: retq
|
|
|
|
%1 = call <16 x i16> @llvm.x86.avx2.pabs.w(<16 x i16> <i16 0, i16 1, i16 -1, i16 3, i16 -3, i16 7, i16 -7, i16 255, i16 -255, i16 4096, i16 -4096, i16 32767, i16 -32767, i16 -32768, i16 32768, i16 65536>)
|
|
|
|
ret <16 x i16> %1
|
|
|
|
}
|
|
|
|
|
|
|
|
; fold (abs (abs x)) -> (abs x)
|
|
|
|
define <8 x i16> @combine_v8i16_abs_abs(<8 x i16> %a) {
|
|
|
|
; CHECK-LABEL: combine_v8i16_abs_abs:
|
|
|
|
; CHECK: # BB#0:
|
|
|
|
; CHECK-NEXT: vpabsw %xmm0, %xmm0
|
|
|
|
; CHECK-NEXT: vpabsw %xmm0, %xmm0
|
|
|
|
; CHECK-NEXT: retq
|
2017-02-07 21:15:09 +08:00
|
|
|
%a1 = call <8 x i16> @llvm.x86.ssse3.pabs.w.128(<8 x i16> %a)
|
|
|
|
%n2 = sub <8 x i16> zeroinitializer, %a1
|
|
|
|
%c2 = icmp slt <8 x i16> %a1, zeroinitializer
|
|
|
|
%a2 = select <8 x i1> %c2, <8 x i16> %n2, <8 x i16> %a1
|
|
|
|
ret <8 x i16> %a2
|
2017-02-07 02:57:51 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
define <32 x i8> @combine_v32i8_abs_abs(<32 x i8> %a) {
|
|
|
|
; CHECK-LABEL: combine_v32i8_abs_abs:
|
|
|
|
; CHECK: # BB#0:
|
|
|
|
; CHECK-NEXT: vpabsb %ymm0, %ymm0
|
|
|
|
; CHECK-NEXT: vpabsb %ymm0, %ymm0
|
|
|
|
; CHECK-NEXT: retq
|
2017-02-07 21:15:09 +08:00
|
|
|
%n1 = sub <32 x i8> zeroinitializer, %a
|
|
|
|
%b1 = icmp slt <32 x i8> %a, zeroinitializer
|
|
|
|
%a1 = select <32 x i1> %b1, <32 x i8> %n1, <32 x i8> %a
|
|
|
|
%a2 = call <32 x i8> @llvm.x86.avx2.pabs.b(<32 x i8> %a1)
|
|
|
|
ret <32 x i8> %a2
|
|
|
|
}
|
|
|
|
|
|
|
|
define <4 x i64> @combine_v4i64_abs_abs(<4 x i64> %a) {
|
|
|
|
; CHECK-LABEL: combine_v4i64_abs_abs:
|
|
|
|
; CHECK: # BB#0:
|
|
|
|
; CHECK-NEXT: vpsrad $31, %ymm0, %ymm1
|
|
|
|
; CHECK-NEXT: vpshufd {{.*#+}} ymm1 = ymm1[1,1,3,3,5,5,7,7]
|
|
|
|
; CHECK-NEXT: vpaddq %ymm1, %ymm0, %ymm0
|
|
|
|
; CHECK-NEXT: vpxor %ymm1, %ymm0, %ymm0
|
|
|
|
; CHECK-NEXT: vpsrad $31, %ymm0, %ymm1
|
|
|
|
; CHECK-NEXT: vpshufd {{.*#+}} ymm1 = ymm1[1,1,3,3,5,5,7,7]
|
|
|
|
; CHECK-NEXT: vpaddq %ymm1, %ymm0, %ymm0
|
|
|
|
; CHECK-NEXT: vpxor %ymm1, %ymm0, %ymm0
|
|
|
|
; CHECK-NEXT: retq
|
|
|
|
%n1 = sub <4 x i64> zeroinitializer, %a
|
|
|
|
%b1 = icmp slt <4 x i64> %a, zeroinitializer
|
|
|
|
%a1 = select <4 x i1> %b1, <4 x i64> %n1, <4 x i64> %a
|
|
|
|
%n2 = sub <4 x i64> zeroinitializer, %a1
|
|
|
|
%b2 = icmp sgt <4 x i64> %a1, zeroinitializer
|
|
|
|
%a2 = select <4 x i1> %b2, <4 x i64> %a1, <4 x i64> %n2
|
|
|
|
ret <4 x i64> %a2
|
2017-02-07 02:57:51 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
; fold (abs x) -> x iff not-negative
|
|
|
|
define <16 x i8> @combine_v16i8_abs_constant(<16 x i8> %a) {
|
|
|
|
; CHECK-LABEL: combine_v16i8_abs_constant:
|
|
|
|
; CHECK: # BB#0:
|
|
|
|
; CHECK-NEXT: vpand {{.*}}(%rip), %xmm0, %xmm0
|
|
|
|
; CHECK-NEXT: vpabsb %xmm0, %xmm0
|
|
|
|
; CHECK-NEXT: retq
|
|
|
|
%1 = insertelement <16 x i8> undef, i8 15, i32 0
|
|
|
|
%2 = shufflevector <16 x i8> %1, <16 x i8> undef, <16 x i32> zeroinitializer
|
|
|
|
%3 = and <16 x i8> %a, %2
|
|
|
|
%4 = call <16 x i8> @llvm.x86.ssse3.pabs.b.128(<16 x i8> %3)
|
|
|
|
ret <16 x i8> %4
|
|
|
|
}
|
|
|
|
|
|
|
|
define <8 x i32> @combine_v8i32_abs_pos(<8 x i32> %a) {
|
|
|
|
; CHECK-LABEL: combine_v8i32_abs_pos:
|
|
|
|
; CHECK: # BB#0:
|
|
|
|
; CHECK-NEXT: vpsrld $1, %ymm0, %ymm0
|
|
|
|
; CHECK-NEXT: vpabsd %ymm0, %ymm0
|
|
|
|
; CHECK-NEXT: retq
|
|
|
|
%1 = lshr <8 x i32> %a, <i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1>
|
|
|
|
%2 = call <8 x i32> @llvm.x86.avx2.pabs.d(<8 x i32> %1)
|
|
|
|
ret <8 x i32> %2
|
|
|
|
}
|
|
|
|
|
|
|
|
declare <16 x i8> @llvm.x86.ssse3.pabs.b.128(<16 x i8>) nounwind readnone
|
|
|
|
declare <4 x i32> @llvm.x86.ssse3.pabs.d.128(<4 x i32>) nounwind readnone
|
|
|
|
declare <8 x i16> @llvm.x86.ssse3.pabs.w.128(<8 x i16>) nounwind readnone
|
|
|
|
|
|
|
|
declare <32 x i8> @llvm.x86.avx2.pabs.b(<32 x i8>) nounwind readnone
|
|
|
|
declare <8 x i32> @llvm.x86.avx2.pabs.d(<8 x i32>) nounwind readnone
|
|
|
|
declare <16 x i16> @llvm.x86.avx2.pabs.w(<16 x i16>) nounwind readnone
|