maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/lib/Target/AVR/CMakeLists.txt

40 lines
1.3 KiB
CMake
Raw Normal View History

Add AVR.td and AVRRegisterInfo.td Summary: This adds the core AVR TableGen file, along with the register descriptions. Lines in AVR.td which require other TableGen files which haven't been committed yet are commented out. This is a fairly trivial patch, and should only require a quick review. I kept the line width smaller than 80 columns, but there are a few exceptions because I'm not sure how to split a string over several lines. Reviewers: stoklund Subscribers: dylanmckay, agnat Differential Revision: http://reviews.llvm.org/D14684 llvm-svn: 256120
2015-12-20 20:16:20 +08:00
set(LLVM_TARGET_DEFINITIONS AVR.td)
Add AVR backend skeleton This adds part of the target info code, and adds modifications to the build scripts so that AVR is recognized a supported, experimental backend. It does not include any AVR-specific code, just the bare sources required for a backend to exist. From D14039. llvm-svn: 252865
2015-11-12 17:26:44 +08:00
[AVR] Add assembly parser Summary: This patch adds the AVRAsmParser library. Reviewers: arsenm, kparzysz Subscribers: wdng, beanz, mgorny, kparzysz, simoncook, jtbandes, llvm-commits Differential Revision: https://reviews.llvm.org/D20046 llvm-svn: 282584
2016-09-28 21:02:57 +08:00
tablegen(LLVM AVRGenAsmMatcher.inc -gen-asm-matcher)
[AVR] Generate all of the TableGen files we need This enables generation of all of the TableGen files that are used downstream. llvm-svn: 285274
2016-10-27 16:20:47 +08:00
tablegen(LLVM AVRGenRegisterInfo.inc -gen-register-info)
tablegen(LLVM AVRGenInstrInfo.inc -gen-instr-info)
tablegen(LLVM AVRGenDisassemblerTables.inc -gen-disassembler)
tablegen(LLVM AVRGenMCCodeEmitter.inc -gen-emitter)
[AVR] Enable generation of the TableGen assembly writer tables This also changes the order of the statements in CMakeLists.txt to be alphabetical. llvm-svn: 283711
2016-10-10 09:28:45 +08:00
tablegen(LLVM AVRGenAsmWriter.inc -gen-asm-writer)
[AVR] Generate all of the TableGen files we need This enables generation of all of the TableGen files that are used downstream. llvm-svn: 285274
2016-10-27 16:20:47 +08:00
tablegen(LLVM AVRGenAsmMatcher.inc -gen-asm-matcher)
tablegen(LLVM AVRGenDAGISel.inc -gen-dag-isel)
[AVR] Added AVRCallingConv.td llvm-svn: 256130
2015-12-21 07:17:44 +08:00
tablegen(LLVM AVRGenCallingConv.inc -gen-callingconv)
[AVR] Add AVRISelDAGToDAG.cpp Summary: This pulls the AVR instruction selector in-tree. Reviewers: arsenm, kparzysz Subscribers: llvm-commits, wdng, beanz, japaric, mgorny Differential Revision: https://reviews.llvm.org/D25278 llvm-svn: 285270
2016-10-27 15:03:47 +08:00
tablegen(LLVM AVRGenDAGISel.inc -gen-dag-isel)
[AVR] Add the machine code disassembler This adds a super basic implementation of a machine code disassembler. It doesn't support any operands with custom encoding. llvm-svn: 284930
2016-10-23 07:57:59 +08:00
tablegen(LLVM AVRGenDisassemblerTables.inc -gen-disassembler)
[AVR] Enable generation of the TableGen assembly writer tables This also changes the order of the statements in CMakeLists.txt to be alphabetical. llvm-svn: 283711
2016-10-10 09:28:45 +08:00
tablegen(LLVM AVRGenInstrInfo.inc -gen-instr-info)
tablegen(LLVM AVRGenRegisterInfo.inc -gen-register-info)
[AVR] Add a majority of the backend code Summary: This adds the majority of the AVR backend. Reviewers: hfinkel, dsanders, vkalintiris, arsenm Subscribers: dylanmckay Differential Revision: http://reviews.llvm.org/D17906 llvm-svn: 268722
2016-05-06 18:12:31 +08:00
tablegen(LLVM AVRGenSubtargetInfo.inc -gen-subtarget)
Add AVR.td and AVRRegisterInfo.td Summary: This adds the core AVR TableGen file, along with the register descriptions. Lines in AVR.td which require other TableGen files which haven't been committed yet are commented out. This is a fairly trivial patch, and should only require a quick review. I kept the line width smaller than 80 columns, but there are a few exceptions because I'm not sure how to split a string over several lines. Reviewers: stoklund Subscribers: dylanmckay, agnat Differential Revision: http://reviews.llvm.org/D14684 llvm-svn: 256120
2015-12-20 20:16:20 +08:00
add_public_tablegen_target(AVRCommonTableGen)
Add AVR backend skeleton This adds part of the target info code, and adds modifications to the build scripts so that AVR is recognized a supported, experimental backend. It does not include any AVR-specific code, just the bare sources required for a backend to exist. From D14039. llvm-svn: 252865
2015-11-12 17:26:44 +08:00
add_llvm_target(AVRCodeGen
[AVR] Add the assembly printer Summary: This adds the AVRAsmPrinter class. Reviewers: arsenm, kparzysz Subscribers: llvm-commits, wdng, beanz, japaric, mgorny Differential Revision: https://reviews.llvm.org/D25271 llvm-svn: 283623
2016-10-08 08:02:36 +08:00
AVRAsmPrinter.cpp
[AVR] Add the pseudo instruction expansion pass Summary: A lot of the pseudo instructions are required because LLVM assumes that all integers of the same size as the pointer size are legal. This means that it will not currently expand 16-bit instructions to their 8-bit variants because it thinks 16-bit types are legal for the operations. This also adds all of the CodeGen tests that required the pass to run. Reviewers: arsenm, kparzysz Subscribers: wdng, mgorny, modocache, llvm-commits Differential Revision: https://reviews.llvm.org/D26577 llvm-svn: 287162
2016-11-17 05:58:04 +08:00
AVRExpandPseudoInsts.cpp
[AVR] Add the AVR frame lowering code Summary: This allows AVR to lower frames into assembly code. Reviewers: arsenm, kparzysz Subscribers: japaric, wdng, beanz, mgorny Differential Revision: https://reviews.llvm.org/D25032 llvm-svn: 283311
2016-10-05 19:48:56 +08:00
AVRFrameLowering.cpp
[AVR] Add missing CMake dependencies llvm-svn: 269901
2016-05-18 19:11:51 +08:00
AVRInstrInfo.cpp
[AVR] Add AVRISelDAGToDAG.cpp Summary: This pulls the AVR instruction selector in-tree. Reviewers: arsenm, kparzysz Subscribers: llvm-commits, wdng, beanz, japaric, mgorny Differential Revision: https://reviews.llvm.org/D25278 llvm-svn: 285270
2016-10-27 15:03:47 +08:00
AVRISelDAGToDAG.cpp
[AVR] Add instruction selection lowering code Summary: This adds AVRISelLowering.cpp Reviewers: arsenm, kparzysz Subscribers: llvm-commits, modocache, japaric, wdng, beanz, mgorny Differential Revision: https://reviews.llvm.org/D25034 llvm-svn: 285790
2016-11-02 14:47:40 +08:00
AVRISelLowering.cpp
[AVR] Add the AVRMCInstLower class Summary: This class deals with the lowering of CodeGen `MachineInstr` objects to MC `MCInst` objects. Reviewers: kparzysz, arsenm Subscribers: wdng, beanz, japaric, mgorny Differential Revision: https://reviews.llvm.org/D25269 llvm-svn: 283522
2016-10-07 14:13:09 +08:00
AVRMCInstLower.cpp
[AVR] Add missing CMake dependencies llvm-svn: 269901
2016-05-18 19:11:51 +08:00
AVRRegisterInfo.cpp
AVRSubtarget.cpp
AVRTargetMachine.cpp
AVRTargetObjectFile.cpp
)
Add AVR backend skeleton This adds part of the target info code, and adds modifications to the build scripts so that AVR is recognized a supported, experimental backend. It does not include any AVR-specific code, just the bare sources required for a backend to exist. From D14039. llvm-svn: 252865
2015-11-12 17:26:44 +08:00
add_dependencies(LLVMAVRCodeGen intrinsics_gen)
[AVR] Add the assembly instruction printer Summary: This change adds the AVR assembly instruction printer. No tests are included in this patch. I have left them downstream so we can add them once `llc` successfully runs (there's very few components left to upstream until this). Reviewers: arsenm, kparzysz Subscribers: wdng, beanz, mgorny Differential Revision: https://reviews.llvm.org/D25028 llvm-svn: 282854
2016-09-30 22:01:50 +08:00
add_subdirectory(AsmParser)
[AVR] Compile the disassembler This also updates references of 'TheAVRTarget' to the new 'getTheAVRTarget()' method. llvm-svn: 285272
2016-10-27 16:09:15 +08:00
add_subdirectory(Disassembler)
[AVR] Add the assembly instruction printer Summary: This change adds the AVR assembly instruction printer. No tests are included in this patch. I have left them downstream so we can add them once `llc` successfully runs (there's very few components left to upstream until this). Reviewers: arsenm, kparzysz Subscribers: wdng, beanz, mgorny Differential Revision: https://reviews.llvm.org/D25028 llvm-svn: 282854
2016-09-30 22:01:50 +08:00
add_subdirectory(InstPrinter)
[AVR] Fix header files in MCTargetDesc Everything now compiles successfully, but there are still undefined references. llvm-svn: 270298
2016-05-21 08:35:07 +08:00
add_subdirectory(MCTargetDesc)
Add AVR backend skeleton This adds part of the target info code, and adds modifications to the build scripts so that AVR is recognized a supported, experimental backend. It does not include any AVR-specific code, just the bare sources required for a backend to exist. From D14039. llvm-svn: 252865
2015-11-12 17:26:44 +08:00
add_subdirectory(TargetInfo)